Info
Info
News Article

Imec Advance The Readiness Of EUV Lithography

News

Image: EUV single patterning of (left) the N5 32nm metal-2 layer,

(middle) 32nm pitch dense lines, and (right) 40nm hexagonal contact holes and pillars

Imec, the research and innovation hub in nanoelectronics and digital technology, continues to advance the readiness of EUV lithography with particular focus on EUV single exposure of Logic N5 metal layers, and of aggressive dense hole arrays.

Imec's approach to enable EUV single patterning at these dimensions is based on the co-optimization of various lithography enablers, including materials, metrology, design rules, post processing and a fundamental understanding of critical EUV processes. The results, that will be presented in multiple papers at this week's 2018 SPIE Advanced Lithography Conference, are aimed at significantly impacting the technology roadmap and wafer cost of near-term technology nodes for logic and memory.

With the industry making significant improvements in EUV infrastructure readiness, first insertion of EUV lithography in high-volume manufacturing is expected in the critical back-end-of-line metal and via layers of the foundry N7 Logic technology node, with metal pitches in the range of 36"“40nm. Imec's research focuses on the next node (32nm pitch and below), where various patterning approaches are being considered. These approaches vary considerably in terms of complexity, wafer cost, and time to yield, and include variations of EUV multipatterning, hybrid EUV and immersion multipatterning, and EUV single expose. At SPIE last year, imec presented many advances in hybrid multipatterning and revealed various challenges of the more cost-effective EUV single exposure solution. This year, imec and its partners show considerable progress towards enabling these dimensions with EUV single exposure.

Imec's path comprises a co-optimization of various lithography enablers, including resist materials, stack and post processing, metrology, computational litho and design-technology co-optimization, and a fundamental understanding of EUV resist reaction mechanisms and of stochastic effects. Based on this comprehensive approach, imec has demonstrated promising advances including initial electrical results, on EUV single exposure focusing on two primary use cases: logic N5 32nm pitch metal-2 layer and 36nm pitch contact hole arrays.

Working with its many materials partners, imec assessed different resist materials strategies, including chemically amplified resists, metal-containing resists and sensitizer-based resists. Particular attention was paid to the resist roughness, and to nano-failures such as nanobridges, broken lines or missing contacts that are induced by the stochastic EUV patterning regime. These stochastic failures are currently limiting the minimum dimensions for single expose EUV. Based on this work, imec delved into the fundemental understanding of stochastics and identified the primary dependencies influencing failures. Additionally, various metrology techniques and hybrid strategies have been employed to ensure an accurate picture of the reality of stochastics. Imec will report on this collective work, demonstrating the performance of various state-of-the-art line-space and contact hole resists.

As resist materials advances alone will likely be inssufient to meet the requirements, imec has also focused on co-optimizing the photomask, film stack, EUV exposures and etch towards an integrated patterning flow to achieve full patterning of the structures. This was done using computational lithography techniques such as optical proximity correction and source mask optimization, complemented by design-technology co-optimization to reduce standard library cell areas.

Finally, etch-based post-processing techniques aimed at smoothing the images after the lithography steps yields encouraging results for dense features. Co-optimization of these mulitple knobs is key to achieving optimized patterning and edge placement error control.

Greg McIntyre, Director of advanced patterning at imec summarizes: "We feel these are very promising advances towards enabling EUV to reliably achieve single patterning at these aggressive dimensions. This would significantly impact the cost effectiveness of patterning solutions for the next few technology nodes."




AngelTech Live III: Watch the virtual event ON-DEMAND!

AngelTech Live III was broadcast live on 12 April 2021, 10am BST, rebroadcast on 14 April (10am CTT) and 16 April (10am PST) and features online versions of the market-leading physical events: CS International and PIC International PLUS a brand new Silicon Semiconductor International Track!

The event covered the whole spectrum of key developments affecting the compound semiconductor industry. Over the last few months interest in deep-UV LEDs has rocketed, due to its capability to disinfect and sanitise areas and combat Covid-19. This was considered a roadmap for this device, along with technologies for boosting its output.

With 3 interactive sessions over 1 day AngelTech Live III proved to be a key event across the semiconductor and photonic integrated circuits calendar.

So make sure you sign up today and discover the latest cutting edge developments across the compound semiconductor and integrated photonics value chain.

REGISTER FREE

VIEW ON-DEMAND
Linton Crystal Technologies Uses AI To Detect Crystal Structure Loss, Notify Operator
SkyWater Signs Technology Transfer And License Agreement With Deca
Sivers Semiconductors’ Japanese Customer Takes Step Towards Mass Production
New OmniControl Universal Control Unit For Pumps And Measurement Instruments From Pfeiffer Vacuum
Excellent Batch Process Results With Picosun New Generation Tools
PragmatIC Semiconductor Secures $80 Million Funding
Edwards Opens Lab At Hillsboro Innovation Center
ACM Research Enters Bevel Etch Market To Support Emerging Process Steps
Picosun Strengthens Its Position In The Semiconductor Market
SEMI Applauds European Chips Act
YES Acquires Kanthal’s Semiconductor Equipment Business
Edwards Officially Opens New Flagship Service Technology Centre In Dublin
Pfeiffer Vacuum Presents A Cloud-based Solution For Service Management
Merck Launches Semiconductor Materials Webinar Series
PragmatIC Semiconductor Re-invents Iconic Processor
Leybold Launches Small High Vacuum System For Research And Development
Path To Sensors Interoperability - IEEE SA Sensors Series Live Webinar
Xenics Expands Its Bobcat Product Family And Makes SWIR Cameras Affordable.
Institute Microelectronics And Photonics Chooses Tektronix For Testing
EV Power Electronics: Driving Semiconductor Demand In A Chip Shortage
SiTime Enables Up To 25% Faster Wireless Charging
Renault To Create Better Brand Visibility For Qualcomm In EV Market
Advantest Introduces Evolutionary V93000 EXA Scale SoC Test System
Tektronix Releases Results Of Its Global Engineer Survey 2021

Info
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
×
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in:
 
X
Info
X
Info
{taasPodcastNotification}
Live Event