+44 (0)24 7671 8970
More publications     •     Advertise with us     •     Contact us
 
Loading...
News Article

The holy grail of nanowire production

News

Two different configurations of the droplet within the opening – hole fully filled and partially filled and bellow illustration of GaAs crystals forming a full ring or a step underneath the large and small gallium droplets.

The École polytechnique fédérale de Lausanne (EPFL) is a research institute and university in Lausanne, Switzerland, specializing in the natural sciences and engineering. EPFL researchers have found a way to control and standardize the production of nanowires on silicon surfaces. This discovery could make it possible to grow nanowires on electronic platforms, with potential applications including the integration of nanolasers into electronic chips and improved energy conversion in solar panels.

Nanowires have the potential to revolutionize the technology around us. Measuring just 5-100 nanometres in diameter (a nanometre is a millionth of a millimetre), these tiny, needle-shaped crystalline structures can alter how electricity or light passes through them.

They can emit, concentrate and absorb light and could therefore be used to add optical functionalities to electronic chips. They could, for example, make it possible to generate lasers directly on silicon chips and to integrate single-photon emitters for coding purposes. They could even be applied in solar panels to improve how sunlight is converted into electrical energy.

Up until now, it was impossible to reproduce the process of growing nanowires on silicon semiconductors – there was no way to repeatedly produce homogeneous nanowires in specific positions. But researchers from EPFL's Laboratory of Semiconductor Materials, run by Anna Fontcuberta i Morral at the School of Engineering, together with colleagues from MIT and the IOFFE Institute, have come up with a way of growing nanowire networks in a highly controlled and fully reproducible manner. The key was to understand what happens at the onset of nanowire growth, which goes against currently accepted theories. Their work has been published in Nature Communications.

"We think that this discovery will make it possible to realistically integrate a series of nanowires on silicon substrates," says Fontcuberta i Morral. "Up to now, these nanowires had to be grown individually, and the process couldn't be reproduced."

The standard process for producing nanowires is to make tiny holes in silicon monoxide and fill them with a nanodrop of liquid gallium. This substance then solidifies when it comes into contact with arsenic. But with this process, the substance tends to harden at the corners of the nanoholes, which means that the angle at which the nanowires will grow can’t be predicted. The search was on for a way to produce homogeneous nanowires and control their position.

Research aimed at controlling the production process has tended to focus on the diameter of the hole, but this approach has not paid off. Now EPFL researchers have shown that by altering the diameter-to-height ratio of the hole, they can perfectly control how the nanowires grow. At the right ratio, the substance will solidify in a ring around the edge of the hole, which prevents the nanowires from growing at a non-perpendicular angle. And the researchers’ process should work for all types of nanowires.

"It's kind of like growing a plant. They need water and sunlight, but you have to get the quantities right," says Fontcuberta i Morral.

This new production technique will be a boon for nanowire research, and further samples should soon be developed.



Laser focus on Glasgow
Kaman Measuring introduces ThreadChecker
SandBox Semiconductor adds hybrid metrology capabilities
Intel empowers developers to 'Bring AI Everywhere'
Fab renovation: A blue CHIPS investment
Aqua Membranes collaborates with Micron Technology
Brewer Science releases Impact Report 2023
UK semiconductor strategy: A patent attorney’s perspective
Wafer cleaning market to reach US$ 17.2 billion
Solvay signs partnership agreement with Shengjian
ACM cleaning platform targets chiplets industry
Vietnam's thriving semiconductor industry fuels economic resilience
GSA celebrates women's innovation
The need for geofencing to help improve semiconductor IP security
All roads lead to Arizona
Time to celebrate and accelerate diversity, equity and inclusion
Cadence completes acquisition of PHY IP assets from Rambus
Wales joins the European Semiconductor Regional Alliance
Magnachip targets EV market
Greene Tweed: When it can’t fail
Advanced Packaging market Size to reach $66.9 billion by 2032
Inventec and Renesas to develop PoC for automotive gateways
Renesas commences Sequans tender offer
Tower Semiconductor and InnoLight partner
Flanders Semiconductors - a new hub in the heart of Europe
Ambiq wins Demo of the Year Award
Advanced packaging market nears US$90 billion
Intel Foundry Services and Tower Semiconductor reach US foundry agreement
MediaTek develops first chip using TSMC's 3nm Process
Advanced X-ray technology for advanced packaging
New developments in underlayers and their role in advancing EUV lithography
Advanced SAM validates integrity of electrostatic chucks
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
×
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: