Loading...
News Article

The holy grail of nanowire production

News

Two different configurations of the droplet within the opening – hole fully filled and partially filled and bellow illustration of GaAs crystals forming a full ring or a step underneath the large and small gallium droplets.

The École polytechnique fédérale de Lausanne (EPFL) is a research institute and university in Lausanne, Switzerland, specializing in the natural sciences and engineering. EPFL researchers have found a way to control and standardize the production of nanowires on silicon surfaces. This discovery could make it possible to grow nanowires on electronic platforms, with potential applications including the integration of nanolasers into electronic chips and improved energy conversion in solar panels.

Nanowires have the potential to revolutionize the technology around us. Measuring just 5-100 nanometres in diameter (a nanometre is a millionth of a millimetre), these tiny, needle-shaped crystalline structures can alter how electricity or light passes through them.

They can emit, concentrate and absorb light and could therefore be used to add optical functionalities to electronic chips. They could, for example, make it possible to generate lasers directly on silicon chips and to integrate single-photon emitters for coding purposes. They could even be applied in solar panels to improve how sunlight is converted into electrical energy.

Up until now, it was impossible to reproduce the process of growing nanowires on silicon semiconductors – there was no way to repeatedly produce homogeneous nanowires in specific positions. But researchers from EPFL's Laboratory of Semiconductor Materials, run by Anna Fontcuberta i Morral at the School of Engineering, together with colleagues from MIT and the IOFFE Institute, have come up with a way of growing nanowire networks in a highly controlled and fully reproducible manner. The key was to understand what happens at the onset of nanowire growth, which goes against currently accepted theories. Their work has been published in Nature Communications.

"We think that this discovery will make it possible to realistically integrate a series of nanowires on silicon substrates," says Fontcuberta i Morral. "Up to now, these nanowires had to be grown individually, and the process couldn't be reproduced."

The standard process for producing nanowires is to make tiny holes in silicon monoxide and fill them with a nanodrop of liquid gallium. This substance then solidifies when it comes into contact with arsenic. But with this process, the substance tends to harden at the corners of the nanoholes, which means that the angle at which the nanowires will grow can’t be predicted. The search was on for a way to produce homogeneous nanowires and control their position.

Research aimed at controlling the production process has tended to focus on the diameter of the hole, but this approach has not paid off. Now EPFL researchers have shown that by altering the diameter-to-height ratio of the hole, they can perfectly control how the nanowires grow. At the right ratio, the substance will solidify in a ring around the edge of the hole, which prevents the nanowires from growing at a non-perpendicular angle. And the researchers’ process should work for all types of nanowires.

"It's kind of like growing a plant. They need water and sunlight, but you have to get the quantities right," says Fontcuberta i Morral.

This new production technique will be a boon for nanowire research, and further samples should soon be developed.



Avoiding unscheduled downtimes in semicon fabs with preventive vacuum service
Nu Quantum partners with the University of Sussex, Cisco, and Infineon
NVIDIA continues to dominate global semiconductor sector
Aeluma to showcase sensor and silicon photonic solutions
Advancing European sovereignty in HPC with RISC-V
The rise of chiplets and simplified interconnectivity
Critical Manufacturing to show at APEX 2025
ASML and imec sign strategic partnership agreement
Renesas extends mid-class AI processor line-up
Renesas and Altium introduce Renesas 365, Powered by Altium
Infineon brings RISC-V to the automotive industry
Baya Systems 'revolutionises' AI scale-up and scale-out
onsemi to acquire Allegro MicroSystems
TASMIT launches Glass Substrate Inspection System
The quest for room-temperature superconductors
Agile Analog delivers anti-tamper solution to fabless company in Taiwan
VTT and IQM launch first 50-qubit quantum computer developed in Europe
Partnership discussions for six UK tech firms initiated in South Korea
Water usage in semiconductor manufacturing to double by 2035
Saras Micro Devices participates in CHIPS National Advanced Packaging Manufacturing Program initiatives
Terecircuits becomes National Semiconductor Technology Center member
Beyond silicon
Marvell demonstrates leading 2nm silicon for accelerated infrastructure
ACM Research announces China qualification
Making sure that AI and High Bandwidth Memory stack up
TSMC invest $100 billion in U.S.
Attopsemi expands its I-fuse OTP portfolio on X-FAB’s 180nm Platform
sureCore collaborates with KU Leuven
Myriota and Nordic Semiconductor partner
Premier electronics packaging conference celebrates 75 years of serving the industry
Analog Devices wins up to $105 million in Federal CHIPS funding
GlobalFoundries and MIT collaborate
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
x
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: