Info
Info

ASE And Cadence Deliver System-in-package EDA

 
Handles homogeneous and heterogeneous chip integration with high-density packaging to enhance the efficiency of chip and passive design optimization

Advanced Semiconductor Engineering, and Cadence Design Systems have announced they have collaborated to release a System-in-Package (SiP) EDA solution that addresses the challenges of designing and verifying Fan-Out Chip-on-Substrate (FOCoS) multi-die packages.

The solution consists of the SiP-id (System-in-Package - intelligent design) design kit, an enhanced reference flow including IC packaging and verification tools from Cadence, and a new methodology that aggregates the requirements of wafer-, package- and system-level design into a unified and automated flow. By deploying the SiP-id methodology, designers can reduce design iterations and greatly improve throughput as compared to existing advanced packaging EDA tools, reducing the time needed to design and verify ultra-complex SiP packages.

In today’s smart world, innovators are on the front line, designing devices that pack greater functionality, generate higher and faster performance, and consume lower power, all while being integrated within shrinking space parameters. As a result, the role of IC packaging in electronics has never been more important than now. Technology has become an integral part of daily life, with global proliferation of smartphones and wearables, and significant application strides in artificial intelligence, autonomous vehicles and the internet of things (IoT). These developments have created immense opportunity for ASE to apply its SiP technology beyond package level to module-, board- and system-level integration.

Previously, IC packaging engineers leveraged standard EDA design tools coupled with a set of loosely defined rules to lay out their packages. However, this approach has many limitations when designing today’s advanced multi-die packages. To provide a more holistic approach to the design and verification of SiP and advanced fan- out packages, ASE and Cadence collaborated closely to develop a design kit, methodology, and streamlined and automated reference flow using enhanced Cadence® IC packaging and verification tools, all tailored for ASE’s advanced IC package technologies. In a typical use case with high-pin-count dies, packaging engineers using SiP-id™ and the accompanying reference flow and methodology were able to reduce time from more than six hours to only 17 minutes, compared to existing tools with manual operation.

“As the leader in System-in-Package technology, ASE has been augmenting our design and manufacturing services by building a SiP ecosystem with partners across the entire supply chain including EDA providers," said C. P. Hung, vice president, Corporate R&D, ASE Group. “SiP-id™ is a prime example of the successful collaboration between ASE and Cadence that achieved optimal results through the mutual sharing of technology and experiences. Ultimately, we aim to offer our customers a set of efficient EDA tools to design more complex chips using ASE’s advanced package and system-level technologies and help them speed up time to market," he added.

“More and more of our customers are looking at multi-die advanced-package technologies to solve their next- generation design challenges," said Tom Beckley, senior vice president and general manager of the Custom IC & PCB Group at Cadence. “Advanced packaging extends Moore’s Law and plays directly into our System Design Enablement strategy, so collaborating with ASE to fulfill their vision for SiP is a natural fit for us. We expect the results of this effort to mutually benefit Cadence and ASE customers by providing a methodology optimized for SiP design."

Murata Invests In MEMS Sensor Manufacturing
SiTime And Bosch Accelerate Innovation In MEMS Timing For 5G And IoT
Chroma Offers Semiconductor Test Solutions
Thermco Systems Expands Global Operations With Acquisition Of CSD Epitaxy
Brewer Science Announces RDL-first Fan-out Packaging Material
NanoScientific Symposium On Scanning Probe Microscopy (SPM)
VTT Is Ranked Fourth In The World's Largest Research Funding Programme
Healthcare Transformation: A Business Opportunity For BioMEMS
Nova's Materials Metrology Solution Selected For 5nm Technology Node
Himax Technologies Rebukes Motley Fool Article
Helium Leak Detector Solutions
Imec.xpand Raises EUR 117 Million To Invest In Innovative, Early-stage Ideas
UGent And Imec Launch Fiber Optic Sensing Spin-off Sentea
Infineon Expands U.S.-based IoT Security Research And Development Programs
Palomar Technologies Awarded ISO 9001:2015 Certificate
Infineon Adds 200 V Half-bridge Gate Driver IC For Reliable Start-up Operation
China’s Semiconductor Fab Capacity To Reach 20 Percent Worldwide Share In 2020
KLA-Tencor Expands IC Packaging Portfolio
GLOBALFOUNDRIES Reshapes Technology Portfolio To Focus On Differentiated Offerings
Rudolph Technologies Launches Second-gen Inspection And Metrology System
NXP Acquires OmniPHY To Accelerate Autonomous Driving And Vehicle Networks
New Material Could Improve Efficiency Of Computer Processing And Memory
Teledyne E2v’s Emerald 12M And 16M Image Sensors Enter Mass Production
Sensirion Announce Strong Revenue Growth In First Half-year 2018

Info
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
×
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in:
 
X
Info
X
Info