Info
Info

Imec And Cadence Tape Out Industry’s First 3nm Test Chip

 

Extreme ultraviolet and 193 immersion lithography technology and Cadence digital tools used to design 3nm CPU core

The world-leading research and innovation hub in nanoelectronics and digital technologies, imec, and Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that its extensive, long-standing collaboration has resulted in the industry’s first 3nm test chip tapeout. The tapeout project, geared toward advancing 3nm chip design, was completed using extreme ultraviolet (EUV) and 193 immersion (193i) lithography-oriented design rules and the Cadence® Innovus™ Implementation System and Genus™ Synthesis Solution. Imec utilized a common industry 64-bit CPU for the test chip with a custom 3nm standard cell library and a TRIM metal flow, where the routing pitch was reduced to 21nm. Together, Cadence and imec have enabled the 3nm implementation flow to be fully validated in preparation for next-generation design innovation.

The Cadence Innovus Implementation System is a massively parallel physical implementation system that enables engineers to deliver high-quality designs with optimal power, performance and area (PPA) targets while accelerating time to market. The Cadence Genus Synthesis Solution is a next-generation, high-capacity RTL synthesis and physical synthesis engine that addresses the latest FinFET process node requirements, improving RTL designer productivity by up to 10X. For more information on the Innovus Implementation System, please visit www.cadence.com/go/innovus3nm, and to learn about the Genus Synthesis Solution, visit www.cadence.com/go/genus3nm.

For the project, EUV and 193i lithography rules were tested to provide the required resolution, while providing PPA comparison under two different patterning assumptions. For more information on EUV technology and 193i technology, visit https://www.imec-int.com/en/articles/imec-presents-patterning-solutions-for-n5-equivalent-metal-layers.

“As process dimensions reduce to the 3nm node, interconnect variation becomes much more significant," said An Steegen, executive vice president for semiconductor technology and systems at imec. “Our work on the test chip has enabled interconnect variation to be measured and improved and the 3nm manufacturing process to be validated. Also, the Cadence digital solutions offered everything needed for this 3nm implementation. Due to Cadence’s well-integrated flow, the solutions were easy to use, which helped our engineering team stay productive when developing the 3nm rule set."

“Imec’s state-of-the-art infrastructure enables pre-production innovations ahead of industry demands, making them a critical partner for us in the EDA industry," said Dr. Chin-Chi Teng, corporate vice president and general manager in the Digital & Signoff Group at Cadence.

“Expanding upon the work we did with imec in 2015 on the industry’s first 5nm tapeout, we are achieving new milestones together with this new 3nm tapeout, which can transform the future of mobile designs at advanced nodes."

New Material Could Improve Efficiency Of Computer Processing And Memory
Chroma Offers Semiconductor Test Solutions
Murata Invests In MEMS Sensor Manufacturing
GLOBALFOUNDRIES Reshapes Technology Portfolio To Focus On Differentiated Offerings
VTT Is Ranked Fourth In The World's Largest Research Funding Programme
UGent And Imec Launch Fiber Optic Sensing Spin-off Sentea
SiTime And Bosch Accelerate Innovation In MEMS Timing For 5G And IoT
Imec.xpand Raises EUR 117 Million To Invest In Innovative, Early-stage Ideas
Healthcare Transformation: A Business Opportunity For BioMEMS
Nova's Materials Metrology Solution Selected For 5nm Technology Node
Brewer Science Announces RDL-first Fan-out Packaging Material
China’s Semiconductor Fab Capacity To Reach 20 Percent Worldwide Share In 2020
NanoScientific Symposium On Scanning Probe Microscopy (SPM)
Sensirion Announce Strong Revenue Growth In First Half-year 2018
Teledyne E2v’s Emerald 12M And 16M Image Sensors Enter Mass Production
Helium Leak Detector Solutions
Rudolph Technologies Launches Second-gen Inspection And Metrology System
Infineon Adds 200 V Half-bridge Gate Driver IC For Reliable Start-up Operation
NXP Acquires OmniPHY To Accelerate Autonomous Driving And Vehicle Networks
Infineon Expands U.S.-based IoT Security Research And Development Programs
Palomar Technologies Awarded ISO 9001:2015 Certificate
Himax Technologies Rebukes Motley Fool Article
Thermco Systems Expands Global Operations With Acquisition Of CSD Epitaxy
KLA-Tencor Expands IC Packaging Portfolio

Info
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
×
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in:
 
X
Info
X
Info