+44 (0)24 7671 8970
More publications     •     Advertise with us     •     Contact us
 
News Article

Researchers improve fabrication process of nano-structures for electronic devices

News

University Web Services

Researchers at RIT have found a more efficient fabricating process to produce semiconductors used in today's electronic devices. They also confirmed that materials other than silicon can be used successfully in the development process that could increase performance of electronic devices. This fabrication process"”the I-MacEtch, or inverse metal-assisted chemical etching method"”can help meet the growing demand for more powerful and reliable nano-technologies needed for solar cells, smartphones, telecommunications grids and new applications in photonics and quantum computing.

"What is novel about our work is that for the first time we are looking at applying I-MacEtch processing to indium-gallium-phosphide materials. I-MacEtch is an alternative to two conventional approaches and is a technique that has been used in the field"”but the materials that have been explored are fairly limited," said Parsian Mohseni, assistant professor of microsystems engineering in RIT's Kate Gleason College of Engineering. He is also director of the EINS Laboratory at the university.

Demands for improved computer processing power have led researchers to explore both new processes and other materials beyond silicon to produce electronic components, Mohseni explained.

The I-MacEtch process combines the benefits of two traditional methods"”wet etching and reactive ion etching, or REI. Indium-gallium-phosphide is one of several materials being tested to complement silicon as a means to improve current capacity of semiconductor processing.

"This is a very well-known material and has applications in the electronics and solar cell industries," he said. "We are not re-inventing the wheel; we are establishing new protocols for treating the existing material that is more cost effective, and a more sustainable process."

Semiconductor devices are created on wafers through a multi-step process to coat, remove or pattern conductive materials. Traditional processes are wet etch, where a sample with blocked aspects is immersed in an acid bath to remove substances, and reactive ion etching, where ions bombard exposed surfaces on the wafer to change its chemical properties and remove materials in those exposed regions. Both have been used to develop the intricate electronic patterns on circuits and use silicon as a foundation for this type of patterning. Improving patterning methods by I-MacEtch could mean reducing fabrication complexity of various photonic and electronic devices.

Researchers and semiconductor fabrication scientists have been using MacEtch extensively for processing silicon. At the same time, assessments of other materials in the III-V range of individual elements that may be conducive to this same type of fabrication with similar advantages are underway. In his research, Mohseni is also looking at different alloys of those III-V materials, namely the ternary alloys such as indium-gallium-phosphide (InGaP).

The research detailed in the upcoming issue of the American Chemical Society's Applied Materials and Interfaces journal highlights how the nanofabrication methodology was applied to InGaP and how it can impact the processing of device applications and generation of high aspect ratio and nano-scale semiconductor features, said Thomas Wilhelm, a microsystems engineering doctoral student and first-author of the paper. The novel processing method can be significant in the development of ordered arrays of high aspect ratio structures such as nanowires.

For solar cells, the goal is to minimize the cost-to-power-produced ratio, and if it is possible to lower the cost of making the cell, and increasing the efficiency of it, this improves the device overall. Exploring new methods of fabricating the existing, relevant materials in a way that allows for faster, less expensive and more controlled processing by combining the benefits of wet etching and RIE has been the focus of Mohseni's work. The improved process means avoiding expensive, bulky, hazardous processing methods.

"We are using a simple benchtop set up and we end up with very similar structures; in fact, one can argue that they are higher in quality than the structures that we can generate with RIE for a fraction of the cost and with less time, less steps throughout, without the higher temperature conditions or expensive instrumentation," he said.

Purdue, imec, Indiana announce partnership
Resilinc partners with SEMI on supply chain resilience
NIO and NXP collaborate on 4D imaging radar deployment
Panasonic Industry digitally transforms with Blue Yonder
Global semiconductor sales decrease 8.7%
MIT engineers “grow” atomically thin transistors on top of computer chips
Keysight joins TSMC Open Innovation Platform 3DFabric Alliance
Leti Innovation Days to explore microelectronics’ transformational role
Quantum expansion
indie launches 'breakthrough' 120 GHz radar transceiver
Wafer fab equipment - facing uncertain times?
Renesas expands focus on India
Neuralink selects Takano Wafer Particle Measurement System
Micron reveals committee members
Avoiding unscheduled downtime in with Preventive Vacuum Service
NFC chip market size to surpass US$ 7.6 billion
Fujifilm breaks ground on new €30 million European expansion
Fraunhofer IIS/EAS selects Achronix embedded FPGAs
Siemens announces certifications for TSMC’s latest processes
EU Chips Act triggers further €7.4bn investment
ASE recognised for excellence by Texas Instruments
Atomera signs license agreement with STMicroelectronics
Gartner forecasts worldwide semiconductor revenue to decline 11% in 2023
CHIPS for America outlines vision for the National Semiconductor Technology Center
TSMC showcases new technology developments
Alphawave Semi showcases 3nm connectivity solutions
Greene Tweed to open new facility in Korea
Infineon enables next-generation automotive E/E architectures
Global AFM market to reach $861.5 million
Cepton expands proprietary chipset
Semtech adds two industry veterans to board of directors
Specialty gas expansion
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
×
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: