Info
Info

Cadence Supports New TSMC WoW Advanced Packaging Technology

News

Cadence Design Systems has announced that its full suite of Cadence digital, signoff and custom/analog IC design tools, along with advanced IC packaging design solutions, support the new TSMC Wafer-on-Wafer (WoW) stacking technology.

Cadence provides flows, tools and methodologies that enable TSMC customers to manage the top-level connectivity and verification of their chip integration solutions as part of the overall design process.

The Cadence tools have been optimized to provide a complete integrated flow for implementing WoW chip integration techniques within the existing toolchain and are as follows:

· Innovus Implementation System: Supports single database top-die including front/back-side routing and backside-through-silicon-via (BTSV) support, creating connections between multiple dice

· Quantus Extraction Solution: Supports back-side routing layers, sub-circuit replacement for BTSV and die-to-die interface coupling capacitance extraction, enabling electrical analysis between the dice

· Voltus IC Power Integrity Solution: Provides die-level power map generation, enabling concurrent power analysis of multiple dice

· Tempus Timing Signoff Solution: Provides multi-die static timing analysis (STA) support, enabling a checking of timing paths that cross multiple dice

· Physical Verification System (PVS): Offers design rule checking (DRC) and layout vs. schematic (LVS) for die with BTSV, interface alignment and connectivity checks, ensuring that the two dice connect properly

· Virtuoso Platform: Includes features for bump placement and alignment on top of the existing PDK via the Virtuoso Incremental Technology Database (ITDB), creating connections between multiple dice

· OrbitIO interconnect designer: Provides interface connectivity, device flattening, port connectivity and configurable module definitions to manage top-level connectivity, enabling unified planning of die interconnect and alignment

·Sigrity PowerSI 3D-EM Extraction Option: Offers electrical modeling of the combined die and interposer, validating that the power and ground distribution is sufficient for multiple dice

·Sigrity PowerDC technology: Thermal analysis solution with interposer and die analysis capabilities that allow co-simulation with Voltus IC Power Integrity Solution, enabling inclusion of temperature into concurrent electromigration analysis of multiple dice

  1. Sigrity XcitePI Extraction: Provides accurate interposer-level interconnect model extraction, enabling validation of high-speed signal propagation in the time and frequency domains

·Sigrity SystemSI technology: Automatic construction of complete model-based interconnect topologies used to drive simultaneous switching noise (SSN/SSO) analysis for concise eye-diagram validation

“The new WoW reference flow complements our established InFO and CoWoS chip integration solutions and gives customers more flexibility to use advanced packaging techniques," said Suk Lee, TSMC senior director, Design Infrastructure Marketing Division. “Cadence’s strong support for our packaging technologies is instrumental in enabling our mutual customers to achieve the benefits our solutions have to offer."

“Cadence has a rich history in supporting TSMC’s solutions, and our support for TSMC’s WoW technology lets design engineers deploy the latest packaging techniques so they can get to market faster," said Tom Beckley, senior vice president and general manager in the Custom IC & PCB Group at Cadence. “Our continued support for TSMC advanced packaging technologies also highlights our close working relationship with TSMC, and we are committed to ensuring customers have access to all the latest technologies to achieve their design goals."


Mirsense And XenomatiX Win Technology Showcase At European MEMS, Imaging And Sensors Event
Teledyne E2v’s Emerald 12M And 16M Image Sensors Enter Mass Production
Picosun Launches New Solutions Specially Targeted For Healthcare Industries
Cadence Recognized With Four 2018 TSMC Partner Of The Year Awards
RIT Awarded $422K Grant For PIC Technology
Siltectra Ramps Up Wafering Services
Webinar: On-Site Hydrogen Production Improves Safety, Quality, And Productivity In Wafer, Chip And Semiconductor Manufacturing
Imec.xpand Raises EUR 117 Million To Invest In Innovative, Early-stage Ideas
ON Semiconductor To Demonstrate Innovation In Automotive, Power Conversion And IoT At Electronica
Brixon Licenses Sensor Technology From ORNL
Palomar Technologies Awarded ISO 9001:2015 Certificate
Intel Respond In Court To Qualcomm’s Claims
Shin-Etsu Silicones Of America Primed For Growth
NanoScientific Symposium On Scanning Probe Microscopy (SPM)
Helium Leak Detector Solutions
Thermco Systems Expands Global Operations With Acquisition Of CSD Epitaxy
Himax Technologies Rebukes Motley Fool Article
VTT Is Ranked Fourth In The World's Largest Research Funding Programme
AES Announces Acquisition Of Advanced Research Manufacturing (ARM)
Biosensor Allows Real-Time Oxygen Monitoring For ‘Organs-On-A-Chip’
Infineon Expands U.S.-based IoT Security Research And Development Programs
Future Of Quantum Technology In UK Given Significant Funding Boost
ESI’s New Allegro LC Extends High-Volume Test Capability To Larger MLCCs
Pfeiffer Vacuum Opens New High-tech Production Site In Romania

Info
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
×
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in:
 
X
Info
X
Info