+44 (0)24 7671 8970
More publications     •     Advertise with us     •     Contact us
 
News Article

Imec reports breakthrough in interconnects beyond 3 nm tech node

Image: Subtractive etch of Ru (left): At 12 nm CD high aspect ratio of 3 and 5 meet resistance targets; Buried Ru rails (right): After high T anneal significant resistivity decrease demonstrated.

At its annual Imec Technology Forum USA in San Francisco, imec, a leading research and innovation hub in nanoelectronics and digital technology, imec reports on the potential of using ruthenium (Ru) as a disruptive interconnect material for 3nm and beyond technology nodes. High-aspect ratio Ru lines were shown to outperform conventional Cu metallization in two different implementation scenarios, i.e., (1) in buried power rail applications, and (2) as interconnects for advanced memory and logic applications by using subtractive metal etch.

Due to an increasing resistance-capacitance delay and rising reliability concerns, the use of dual-damascene Cu as a process flow for back-end-of-line interconnect fabrication has become questionable beyond the 5nm technology node. To maintain the scaling paths, imec has therefore been pioneering and pipelining the potential replacement of this conventional Cu technology. Interconnects based on Ru are a promising candidate, because of their resistance to oxidation, high melting point, low bulk resistivity, and the ability to build barrier-less interconnect modules. Zsolt Tokei, Distinghuished Member of the Technical Staff at imec: "For more than five years, imec has been systematically investigated this disruptive alternative, from the fundamentals to module level implementation. The results have recently come to the point of strong industrial interest."

Imec used Ru-based interconnects in two different implementation scenarios. In a first application, Ru lines with aspect ratio (AR) up to

7 and critical dimension (CD) of 18nm were applied as a power rail, buried in the chip's front-end-of-line oxide isolation. Traditionally, power rails are implemented as Cu lines in the metal-1 layer. The use of buried power rails has however recently emerged as a scaling booster, helping to minimize the standard cell height. Imec's high-AR Ru lines, fabricated using a spacer defined integration scheme, exhibit low line resistivity of 8.8µΩcm, high stability, and withstand high temperature budget. With these characteristics, they can succesfully be used as a buried power rail in sub-5nm technology nodes.

In a second implemenation scenario, imec applied subtractive etch of Ru films to fabricate high-aspect ratio back-end-of-line interconnects for sub-5nm technology nodes. Imec demonstrated 12nm working Ru lines with aspect ratio up to 3.8, and line resistance below 500Ω/µm, and demarcated the technology targets for the 3nm node. Zsolt Tokei: "Our work proves that subtractive metal etch "“ which was used in the past for integrating Al interconnects "“ can be a valid alternative to the damascene implementation of Ru. The integration scheme has a strong downscaling potential, and can be considered for advanced memory and logic applications."

Furthermore, using Si data and modeling, calibrated line and via resistance models have been developed for Ru, allowing to predict the resistance behavior of Ru in future scenarios. Besides Ru, other pure metals, as well as graphene, binary and ternary compounds were found to potentially provide long-term material pipeline for interconnects.


Purdue, imec, Indiana announce partnership
Resilinc partners with SEMI on supply chain resilience
NIO and NXP collaborate on 4D imaging radar deployment
Panasonic Industry digitally transforms with Blue Yonder
Global semiconductor sales decrease 8.7%
MIT engineers “grow” atomically thin transistors on top of computer chips
Keysight joins TSMC Open Innovation Platform 3DFabric Alliance
Leti Innovation Days to explore microelectronics’ transformational role
Quantum expansion
indie launches 'breakthrough' 120 GHz radar transceiver
Wafer fab equipment - facing uncertain times?
Renesas expands focus on India
Neuralink selects Takano Wafer Particle Measurement System
Micron reveals committee members
Avoiding unscheduled downtime in with Preventive Vacuum Service
NFC chip market size to surpass US$ 7.6 billion
Fujifilm breaks ground on new €30 million European expansion
Fraunhofer IIS/EAS selects Achronix embedded FPGAs
Siemens announces certifications for TSMC’s latest processes
EU Chips Act triggers further €7.4bn investment
ASE recognised for excellence by Texas Instruments
Atomera signs license agreement with STMicroelectronics
Gartner forecasts worldwide semiconductor revenue to decline 11% in 2023
CHIPS for America outlines vision for the National Semiconductor Technology Center
TSMC showcases new technology developments
Alphawave Semi showcases 3nm connectivity solutions
Greene Tweed to open new facility in Korea
Infineon enables next-generation automotive E/E architectures
Global AFM market to reach $861.5 million
Cepton expands proprietary chipset
Semtech adds two industry veterans to board of directors
Specialty gas expansion
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
×
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: