Info
Info
News Article

Microchip Enters Memory Infrastructure Market With Serial Memory Controller

As the computational demands of artificial intelligence (AI) and machine learning workloads accelerate, traditional parallel attached DRAM memory has presented a major roadblock for next-generation CPUs, which require an increased number of memory channels to deliver more memory bandwidth. Microchip Technology Inc today announced an expanded data center portfolio and its entrance into the memory infrastructure market with the industry's first commercially available serial memory controller. The SMC 1000 8x25G enables CPUs and other compute-centric SoCs to utilize four times the memory channels of parallel attached DDR4 DRAM within the same package footprint. Microchip's serial memory controllers deliver higher memory bandwidth and media independence to these compute-intensive platforms with ultra-low latency.

As the number of processing cores within CPUs has risen, the average memory bandwidth available to each processing core has decreased because CPU and SoC devices cannot scale the number of parallel DDR interfaces on a single chip to meet the needs of the increasing core count. The SMC 1000 8x25G interfaces to the CPU via 8-bit Open Memory Interface (OMI)-compliant 25 Gbps lanes and bridges to memory via a 72-bit DDR4 3200 interface. The result is a significant reduction in the required number of host CPU or SoC pins per DDR4 memory channel, allowing for more memory channels and increasing the memory bandwidth available.

A CPU or SoC with OMI support can utilize a broad set of media types with different cost, power and performance metrics without having to integrate a unique memory controller for each type. In contrast, CPU and SoC memory interfaces today are typically locked to specific DDR interface protocols, such as DDR4, at specific interface rates. The SMC 1000 8x25G is the first memory infrastructure product in Microchip's portfolio that enables the media-independent OMI interface. Data center application workloads require OMI-based DDIMM memory products to deliver the same high-performance bandwidth and low latency results of today's parallel-DDR based memory products. Microchip's SMC 1000 8x25G features an innovative low latency design that delivers less than 4 ns incremental latency to the first DRAM data access and identical subsequent data access performance. This results in OMI-based DDIMM products having virtually identical bandwidth and latency performance to comparable LRDIMM products.

“Microchip is excited to introduce the industry's first serial memory controller device to the market,” said Pete Hazen, vice president of Microchip's Data Center Solutions business unit. “New memory interface technologies such as Open Memory Interface (OMI) enable a broad range of SoC applications to support the increasing memory requirements of high-performance data center applications. Microchip's entrance into the memory infrastructure market underscores our commitment to improving performance and efficiency in the data center.”

“IBM customer workload requirements are increasingly memory-intensive, which is why we have made the strategic decision for POWER processor memory interfaces to utilize OMI standard interfaces to increase memory bandwidth,” said Steve Fields, chief architect of IBM Power Systems. “IBM appreciates the partnership with Microchip to deliver this solution.”

SMART Modular, Micron and Samsung Electronics are building multiple pin-efficient 84-pin DDR4 Differential Dual-Inline Memory Modules (DDIMM) with capacities ranging from 16 GB to 256 GB. These DDIMMs will leverage the SMC 1000 8x25G and will seamlessly plug into any OMI-compliant 25 Gbps interface.

3D-Micromac AG Appoints Hartmut Schubert To Chief Technology Officer
ERS Electronic Appoints Mark Wachter As Chief Financial Officer
The All-round Smart Proximity Sensor Chip
SUSS MicroTec And SET To Develop Equipment Solution For 3D Chip Integration
Mycronic Receives Order For An SLX Mask Writer
Siemens Collaborates With PDF Solutions To Boost IC Yield And Speed Time
BASF And Entegris Sign Agreement On Sale
Park Systems Combines AFM With White Light Interferometry
Are You Facing Decisions And Challenges With Interconnects, Pattern Transfer, 3D Scaling And Atomic Scale Processing And Integration?
Kurt J. Lesker Acquires KDF Electronics & Vacuum Services
NTU Singapore Launches Quantum Science And Engineering Centre
EV GROUP Brings High-speed High-precision Metrology To 3D Heterogeneous Integration
Imec Demonstrates Significant Performance Gains Utilizing Backside 3D SOC Interconnects
CEA-Leti Breakthrough For Next-Generation Memories And RRAM Energy-Storage
Edwards Launches New Cryopump
Brewer Science’s Newly Launched Smart Devices Will Be Displayed At CES
Detecting And Classifying Defects In Semiconductor Manufacturing Via Atomic Force Microscopy
ULVAC Expands Process Capability
Brewer Science Presents Best Practices For Workplace Culture At SEMICON West
SiLC Rolls Out Chip-Integrated FMCW LiDAR Sensor
CEA-Leti Unveils Navigation-Grade Gyroscopes
3D-Micromac AG Appoints Marko Gerlach Chief Financial Officer
YES Partners With Osiris For Edge Film Removal Technology
ALD Is Taking Off In More-than-Moore Applications

Info
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
×
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in:
 
X
Info
X
Info
Live Event