Info
Info
News Article

Cadence Collaborates With Arm And Samsung Foundry

News

Cadence Design Systems has announced that it has collaborated with Samsung Foundry and Arm to deliver a complete, high-performance digital implementation and signoff full flow for the rapid implementation of the next-generation Arm “Hercules” CPU using the Samsung Foundry 5 nm Low-Power Early (5LPE) process technology. The Cadence flow that has been optimized for the Samsung Foundry 5LPE process can enable customers to deliver mission-critical, high-performance and high-quality designs to market faster. A corresponding rapid adoption kit (RAK) has also been developed to facilitate easy use of the 5LPE flow for customers.

“This high-performance flow, developed based on the Samsung Foundry 5LPE process and Cadence RTL-to-GDS tools for the next-generation Arm CPU IP, marks yet another major milestone in our ongoing collaboration ,” said Jaehong Park, executive vice president of Foundry Design Platform Development at Samsung Electronics. “Customers can now adopt Samsung's 5LPE process ensured that the Cadence flow and Arm IP are ready for use.”

“Collaborating with Cadence on Arm's next-generation CPU can enable us to further optimize for power and performance,” said Paul Williamson, vice president and general manager, Client Line of Business, Arm. “Additionally, in working with Samsung Foundry at the 5LPE process node, we are able to provide our mutual customers with performance-optimized libraries and memories to maximize the benefits of this advanced node.”

The flow has been finely tuned to deliver the power and performance benefits of the Samsung Foundry 5LPE process technology. The complete Cadence RTL-to-GDS flow includes the Genus Synthesis Solution, Innovus Implementation System, Joules RTL Power Solution, Modus DFT Software Solution, Quantus Extraction Solution, Tempus Timing Signoff Solution, Voltus IC Power Integrity Solution, Physical Verification System, Conformal Equivalence Checking, Conformal Low Power, Litho Physical Analyzer and Cadence CMP Predictor. For more information on the Cadence digital implementation and signoff full flow.



Info
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
×
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in:
 
X
Info
X
Info
{taasPodcastNotification}