Info
Info
News Article

GLOBALFOUNDRIES 12LP+ FinFET Solution Ready For Production

News

GLOBALFOUNDRIES (GF), a specialty foundry, has announced its most advanced FinFET solution, 12LP+, has completed technology qualification and is ready for production.

GF's differentiated 12LP+ solution is optimized for artificial intelligence (AI) training and inference applications. Built on a proven platform with a robust production ecosystem, 12LP+ offers chip designers an efficient development experience and a fast time-to-market.

Contributing to its best-in-class combination of performance, power and area, 12LP+ introduces new features including an updated standard cell library, an interposer for 2.5D packaging, and a low-power 0.5V Vmin SRAM bitcell that supports the low latency and power-efficient shuttling of data between the AI processors and memory. The result is a semiconductor solution engineered to meet the specific needs of the fast-growing AI market.

“Artificial intelligence is on a trajectory to become the most disruptive technology of our lifetime,” said Amir Faintuch, senior vice president and general manager of Computing and Wired Infrastructure at GF. “It is increasingly clear that the power efficiency of AI systems - in particular how many operations you can wrest from a watt of power - will be among the most critical factors a company considers when deciding to invest in data centers or edge AI applications. Our new 12LP+ solution tackles this challenge head-on. It has been engineered and optimized, obsessively so, with AI in mind.”

12LP+ builds upon GF's established 14nm/12LP platform, of which GF has shipped more than one million wafers. GF's 12LP is being used by companies including Enflame, Tenstorrent, and others for AI accelerator applications. By partnering closely and learning from AI clients, GF developed 12LP+ to provide greater differentiation and increased value for designers in the AI space while minimizing their development and production costs.

Driving the enhanced performance of 12LP+ are features including a 20-percent SoC-level logic performance boost over 12LP, and a 10-percent improvement in logic area scaling. These advancements are achieved in 12LP+ through its next-generation standard cell library with performance-driven area optimized components, single Fin cells, a new low-voltage SRAM bitcell, and improved analog layout design rules.

12LP+, a specialized application solution, is augmented by GF's AI design reference package, as well as GF's co-development, packaging, and post-fab turnkey services - which together enable a holistic experience for designing low-power, cost-effective circuits optimized for AI applications. Close collaboration between GF and its ecosystem partners results in cost-effective development costs and a quicker time to market.

In addition to 12LP's existing IP portfolio, GF will expand the IP validations for 12LP+ to include PCIe 3/4/5 and USB 2/3 to host processors, HBM2/2e, DDR/LPDDR4/4x and GDDR6 to external memory, and chip-to-chip interconnect for designers and clients pursuing chiplet architectures.

GFs' 12LP+ solution has been qualified and is currently ready for production at GF's Fab 8 in Malta, New York. Several 12LP+ tape-outs are scheduled for the second half of 2020. GF recently announced it would bring its Fab 8 facility into compliance with both the U.S. International Traffic in Arms Regulations (ITAR) standards and the Export Administration Regulations (EAR). These new control assurances, which will go into effect later this year, will make confidentiality and integrity protections available for defense-related applications, devices, or components manufactured at Fab 8.


AngelTech Live III: Join us on 12 April 2021!

AngelTech Live III will be broadcast on 12 April 2021, 10am BST, rebroadcast on 14 April (10am CTT) and 16 April (10am PST) and will feature online versions of the market-leading physical events: CS International and PIC International PLUS a brand new Silicon Semiconductor International Track!

Thanks to the great diversity of the semiconductor industry, we are always chasing new markets and developing a range of exciting technologies.

2021 is no different. Over the last few months interest in deep-UV LEDs has rocketed, due to its capability to disinfect and sanitise areas and combat Covid-19. We shall consider a roadmap for this device, along with technologies for boosting its output.

We shall also look at microLEDs, a display with many wonderful attributes, identifying processes for handling the mass transfer of tiny emitters that hold the key to commercialisation of this technology.

We shall also discuss electrification of transportation, underpinned by wide bandgap power electronics and supported by blue lasers that are ideal for processing copper.

Additional areas we will cover include the development of GaN ICs, to improve the reach of power electronics; the great strides that have been made with gallium oxide; and a look at new materials, such as cubic GaN and AlScN.

Having attracted 1500 delegates over the last 2 online summits, the 3rd event promises to be even bigger and better – with 3 interactive sessions over 1 day and will once again prove to be a key event across the semiconductor and photonic integrated circuits calendar.

So make sure you sign up today and discover the latest cutting edge developments across the compound semiconductor and integrated photonics value chain.

REGISTER FOR FREE

VIEW SESSIONS
GOODFELLOW Confirms Membership In The BSI UK Graphene Group
ASML Reports €14.0 Billion Net Sales
Siemens And ASE Enable Next-generation High Density Advanced Package Designs
Belgian Initiative For AI Lung Scan Analysis In Fight Against COVID-19 Goes European
South Korean Point Engineering Chooses ClassOne’s Solstice S8 For Advanced Semiconductor Plating
DISCO's Completion Of New Building At Nagano Works Chino Plant
ITRI And DuPont Inaugurate Semiconductor Materials Lab
EV Group Establishes State-of-the-art Customer Training Facility
Tescan And 3D-Micromac Collaborate To Increase The Efficiency Of Failure Analysis Workflows
TEL Introduces Episode UL As The Next Generation Etch Platform
AP&S Expands Management At Beginning Of 2021
Tower Semiconductor Announced Program Creating An Integrated-Laser-on-Silicon Photonics Foundry Process
Cadence Announces $5M Endowment To Advance Research
Can New Advances In CMOS Replace SCMOS Sensors In Biomedical Applications?
Will Future Soldiers Be Made Of Semiconductor?
Obducat Receives Order For Fully Automated Resist Processing Tool From A Customer In Asia
Onto Innovation Announces New Inspection Platform
U.S. Department Of Defense Partners With GLOBALFOUNDRIES To Manufacture Secure Chips At Fab 8
K-Space Offers A New Accessory For Their In Situ Metrology Tools
New Plant To Manufacture Graphene Electronics
Changes In The Management Board Of 3D-Micromac AG
Imec Demonstrates 20nm Pitch Line/Space Resist Imaging With High-NA EUV Interference Lithography
SUSS MicroTec Opens New Production Facility In Taiwan
Panasonic Microelectronics Web Seminar

Info
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
×
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in:
 
X
Info
X
Info
{taasPodcastNotification} Array
Live Event