Info
Info
News Article

EV GROUP Addresses Key Process Gap In Heterogeneous Integration

News

EV Group (EVG), a supplier of wafer bonding and lithography equipment for the MEMS, nanotechnology, and semiconductor markets, has announced that it has successfully demonstrated a complete process flow for collective die-to-wafer (D2W) hybrid and fusion bonding with sub-two-micron placement accuracy utilizing existing EVG wafer bonding technology and processes, as well as existing bond interface materials. This breakthrough, which was demonstrated at EVG's Heterogeneous Integration Competence Centre, represents an important milestone in accelerating the deployment of heterogeneous integration (HI) in next-generation 2.5D and 3D semiconductor packaging.

Located at EVG's headquarters, the Heterogeneous Integration Competence Centre offers consultancy services, feasibility studies and demonstrations, process development support and pilot-production services. Serving as an open access innovation incubator, it is designed to help customers accelerate technology development, minimize risk, and develop differentiating technologies and products through HI/advanced packaging all while guaranteeing the highest IP protection standards that are required for working on pre-release products. All process and integration aspects of both wafer-to-wafer and different D2W integration approaches are focus technologies at the centre.

EV Group successfully demonstrated a complete process flow for collective D2W hybrid and fusion bonding with sub-two-micron placement accuracy. Shown here: individual dies on a wafer after collective D2W bonding.

Leading-edge applications such as artificial intelligence, autonomous driving, augmented/virtual reality and 5G all require the development of high-bandwidth, high-performance and low-power-consumption devices without increasing production cost. As traditional 2D silicon scaling reaches its cost limits, the semiconductor industry is turning to

HI -- the manufacturing, assembly and packaging of multiple different components or dies with different feature sizes and materials onto a single device or package -- in order to increase performance on new device generations. Collective D2W bonding is an essential HI process step that enables functional layer and known good die (KGD) transfer to support cost-efficient manufacturing of new types of 3D-ICs, chiplets, and segmented and 3D system on chip (SoC) devices.

"For more than 20 years, EVG has provided process solutions and expertise to support the advancement of HI, including D2W bonding, where our technology has been successfully implemented in high-volume manufacturing applications," stated Markus Wimplinger, corporate technology development & IP director for EV Group. "Our Heterogeneous Integration Competence Center, which is supported by our worldwide network of process technology teams, enhances our capabilities in this critical area by providing a foundation for customers and partners working with EVG to develop new 3D/HI solutions and products. Among these is our new collective D2W bonding approach, where we have demonstrated the ability to perform all key process steps in-house with high placement accuracy and transfer rate using our existing wafer bonding and debonding, metrology and cleaning process equipment along with select third-party systems from our development partners. We'd like to thank our partners for their role and support in enabling this important achievement. A special thanks goes to IRT Nanoelec and CEA-Leti, which both provided the substrates that were used in this demonstration."

Results of the Collective Die-to-Wafer Bonding Demonstration

A technical paper highlighting the results of EVG's collective D2W bonding process was presented at the Electrochemical Society (ECS) PRiME 2020 Conference earlier this month and can be downloaded from the ECS PRiME website at https://ecs.confex.com/ecs/prime2020/meetingapp.cgi/Paper/142631 (registration required). For more information on EVG's hybrid and fusion bonding solutions, visit https://www.evgroup.com/technologies/fusion-and-hybrid-bonding/.



AngelTech Live III: Join us on 12 April 2021!

AngelTech Live III will be broadcast on 12 April 2021, 10am BST, rebroadcast on 14 April (10am CTT) and 16 April (10am PST) and will feature online versions of the market-leading physical events: CS International and PIC International PLUS a brand new Silicon Semiconductor International Track!

Thanks to the great diversity of the semiconductor industry, we are always chasing new markets and developing a range of exciting technologies.

2021 is no different. Over the last few months interest in deep-UV LEDs has rocketed, due to its capability to disinfect and sanitise areas and combat Covid-19. We shall consider a roadmap for this device, along with technologies for boosting its output.

We shall also look at microLEDs, a display with many wonderful attributes, identifying processes for handling the mass transfer of tiny emitters that hold the key to commercialisation of this technology.

We shall also discuss electrification of transportation, underpinned by wide bandgap power electronics and supported by blue lasers that are ideal for processing copper.

Additional areas we will cover include the development of GaN ICs, to improve the reach of power electronics; the great strides that have been made with gallium oxide; and a look at new materials, such as cubic GaN and AlScN.

Having attracted 1500 delegates over the last 2 online summits, the 3rd event promises to be even bigger and better – with 3 interactive sessions over 1 day and will once again prove to be a key event across the semiconductor and photonic integrated circuits calendar.

So make sure you sign up today and discover the latest cutting edge developments across the compound semiconductor and integrated photonics value chain.

REGISTER FOR FREE

VIEW SESSIONS
U.S. Department Of Defense Partners With GLOBALFOUNDRIES To Manufacture Secure Chips At Fab 8
Panasonic Microelectronics Web Seminar
K-Space Offers A New Accessory For Their In Situ Metrology Tools
Onto Innovation Announces New Inspection Platform
ASML Reports €14.0 Billion Net Sales
Can New Advances In CMOS Replace SCMOS Sensors In Biomedical Applications?
SUSS MicroTec Opens New Production Facility In Taiwan
Cadence Announces $5M Endowment To Advance Research
Changes In The Management Board Of 3D-Micromac AG
Siemens And ASE Enable Next-generation High Density Advanced Package Designs
GOODFELLOW Confirms Membership In The BSI UK Graphene Group
ITRI And DuPont Inaugurate Semiconductor Materials Lab
Tower Semiconductor Announced Program Creating An Integrated-Laser-on-Silicon Photonics Foundry Process
South Korean Point Engineering Chooses ClassOne’s Solstice S8 For Advanced Semiconductor Plating
AP&S Expands Management At Beginning Of 2021
Belgian Initiative For AI Lung Scan Analysis In Fight Against COVID-19 Goes European
Obducat Receives Order For Fully Automated Resist Processing Tool From A Customer In Asia
Imec Demonstrates 20nm Pitch Line/Space Resist Imaging With High-NA EUV Interference Lithography
Will Future Soldiers Be Made Of Semiconductor?
New Plant To Manufacture Graphene Electronics
EV Group Establishes State-of-the-art Customer Training Facility
Tescan And 3D-Micromac Collaborate To Increase The Efficiency Of Failure Analysis Workflows
DISCO's Completion Of New Building At Nagano Works Chino Plant
TEL Introduces Episode UL As The Next Generation Etch Platform

Info
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
×
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in:
 
X
Info
X
Info
{taasPodcastNotification} Array
Live Event