+44 (0)24 7671 8970
More publications     •     Advertise with us     •     Contact us
*/
News Article

Fujitsu Semiconductor and Cadence To Slash Time To Chip Marketing

Designed for MCU chips, Fujitsu aims to use Cadence's latest technology to drastically reduce time-to-market by employing earlier chip planning


Fujitsu has adopted the newly updated Cadence Design Systems Chip Planning System at its nine design centres spread around the globe.


The firm says it chose the Cadence system because of the time, accuracy and cost benefits it offers in the development of its MCU chips requiring large-scale integration (LSI).


"We continue to expand our use of the Cadence Chip Planning System at Fujitsu Semiconductor for one key reason - it helps us build better chips faster," says Mutsuaki Kai, vice president of Environmental Technology Development and Products Engineering Division, Fujitsu Semiconductor Limited.


"The latest enhancements to the technology have increased its value to us, and the combination of the technology and the support from Cadence has made this chip planning system a significant factor in our efforts to stay ahead of our competitors."


The Cadence Chip Planning System is designed to enable early and accurate IC estimation, and allow tradeoffs between chip size, power consumption, cost, and time to market. Newly added features include advanced interactive I/O planning and links to board and package design solutions, enabling earlier and more accurate die size and power estimation.


The Cadence technology delivers a unified chip planning environment that enables efficient information sharing among global design teams. Leveraging high fidelity models of semiconductor IP and manufacturing processes, the system provides a unified cockpit for technical and economic chip estimation which can be shared by multiple design teams. With the help of Cadence engineers, Fujitsu Semiconductor design teams further customised and tailored the system to take advantage of several of their unique technologies, enabling even more finely tuned chip plans.


"The Cadence Chip Planning System offers a unique, easy-to-use environment for customers to get the type of information they need to make and implement critical design decisions earlier in the development process," adds Pankaj Mayor, vice president of marketing, Cadence.


"By deploying the system throughout its network of design centres, Fujitsu Semiconductor is helping ensure its engineering teams can work together efficiently to make the best possible decisions for developing LSI devices that are both high quality and profitable."

×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
×
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: