+44 (0)24 7671 8970
More publications     •     Advertise with us     •     Contact us
 
News Article

New type of transistor could reduce current leakage

News

University of Twente researchers say they can extend battery life of portable electronic devices

Researchers from the University of Twente MESA+ research institute, together with the company SolMateS, have developed a new type of transistor to reduce the power consumption of microchips.

The basic element of modern electronics, namely the transistor, suffers from significant current leakage. By enveloping a transistor with a shell of piezoelectric material, which distorts when voltage is applied, researchers say they were able to reduce this leakage by a factor of five (compared to a transistor without this material).

An article presenting the prototype of the transistor appears in the June issue of Transactions on Electron Devices, a scientific journal in the field of transistor research.

Current leakage in transistors is one of the causes of battery depletion in portable electronic devices, such as smartphones and laptops. With the new type of transistor, either the current leakage (while the transistor is not active) or the energy consumption (while the transistor is active) can be addressed. In the latter case, it is estimated that energy consumption can be reduced by approximately 10 percent.

Intelligent squeezing

The trick lies in a piezoelectric material which is applied to the exterior of the transistor. The piezoelectric material expands when you apply a voltage to it and compresses the silicon in the transistor with a pressure of about 10,000 atmospheres.

This high pressure ensures that electrons flow through the transistor faster. You can therefore make microchips more efficient by 'intelligently squeezing the transistor'.

According to the scientists, existing transistors are already put under high pressure in order to improve their efficiency. In this case, however, the pressure is permanently built in, which actually increases the current leakage.

In the prototype designed by the UT, the transistor is only put under pressure when required and this makes a big difference. The electric current needed to switch the transistor from on to off is thereby partly replaced by mechanical tension.

A sketch of the transistor prototype is at the top of this article.The transistor current flows through tiny silicon bars, which are enveloped by a package of conductor layers and piezo-electric material. The conductors control the amount of mechanical tension, and also the quantity of electrons in the silicon. In this way, the power can be turned on and off.

Ray Hueting from the chair Semiconductor Components says this is an initial prototype that can already produce energy savings. "The design is still fairly crude where the material is concerned. With the further development of the transistor, it should therefore be possible to achieve a further significant increase in efficiency."

The operating principle of this transistor was theoretically predicted in 2013 by the same research group. But in advance it was by no means certain that the transistor would be a success. The reason for this is that piezoelectric materials and silicon (which transistors are made of) are difficult to combine. The researchers solved this by inserting a buffer layer between the two materials.

Top view of the upward movement of a piezo FET with 5 parallel silicon bars (also referred to as 'fins') as a result of the piezo-electric effect. When an electrical current is applied across the piezoelectric material, the green parts do not move, but the red ones do

The research was performed by Buket Kaleli, Ray Hueting and Rob Wolters from the University of Twente. Staff from SolMateS, a University of Twente spin-off company, applied the piezoelectric layer to the transistor. The research was financially supported by the Technology Foundation STW.

Purdue, imec, Indiana announce partnership
Resilinc partners with SEMI on supply chain resilience
NIO and NXP collaborate on 4D imaging radar deployment
Panasonic Industry digitally transforms with Blue Yonder
Global semiconductor sales decrease 8.7%
MIT engineers “grow” atomically thin transistors on top of computer chips
Keysight joins TSMC Open Innovation Platform 3DFabric Alliance
Leti Innovation Days to explore microelectronics’ transformational role
Quantum expansion
indie launches 'breakthrough' 120 GHz radar transceiver
Wafer fab equipment - facing uncertain times?
Renesas expands focus on India
Neuralink selects Takano Wafer Particle Measurement System
Micron reveals committee members
Avoiding unscheduled downtime in with Preventive Vacuum Service
NFC chip market size to surpass US$ 7.6 billion
Fujifilm breaks ground on new €30 million European expansion
Fraunhofer IIS/EAS selects Achronix embedded FPGAs
Siemens announces certifications for TSMC’s latest processes
EU Chips Act triggers further €7.4bn investment
ASE recognised for excellence by Texas Instruments
Atomera signs license agreement with STMicroelectronics
Gartner forecasts worldwide semiconductor revenue to decline 11% in 2023
CHIPS for America outlines vision for the National Semiconductor Technology Center
TSMC showcases new technology developments
Alphawave Semi showcases 3nm connectivity solutions
Greene Tweed to open new facility in Korea
Infineon enables next-generation automotive E/E architectures
Global AFM market to reach $861.5 million
Cepton expands proprietary chipset
Semtech adds two industry veterans to board of directors
Specialty gas expansion
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
×
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: