+44 (0)24 7671 8970
More publications     •     Advertise with us     •     Contact us
News Article

Sondrel warns that packaging lead time have dramatically increased

News

Just when the supply shortage of semiconductors seems to be easing, Sondrel is warning of an issue in the supply chain that may well cause unexpected delays to orders. In the initial stages of the Covid pandemic, packaging houses were badly hit by cancellation of orders and had to lay off staff or even close down. As silicon production surges, they are struggling to cope with the tsunami of orders especially as it takes time to build new facilities and train staff. The result of this is that the lead time for packaging has increased from 8-9 weeks to as much as 50 weeks or more.

Alaa Alani, Sondrel’s Head of Packaging, explained; “The sequence of booking the stages in the supply chain has completely changed. Previously the design would be finished and then sent off to be made into wafers, which still takes around 12 weeks. At the same time, the details for the packaging would be sent to the packaging company so that was ready before the silicon. The new timeline means that the packaging design has to be finished and booked 20 or more weeks before the final silicon design to ensure that the silicon and packaging come together at the right time.”

He went on to add that not being aware of this and planning accordingly could introduce a delay in the production of a chip by as much as 40 weeks. As Sondrel offers a complete turnkey ASIC design and manufacturing service, the company spotted this growing problem in the supply chain a while back and has devised a solution to start the SoC package planning and design by assigning die bumps and assigning their x/y coordinates relative to the die corner. Moving this stage to much earlier in the supply chain sequence avoids a massive and costly delay.

The bump locations are determined for each of the macros and PHYs as specified by the IP vendors using the floor plan and the SoC partitions’ locations. For hard macros such as PCIe, HDMI and others, the bumps locations are specified by their relative offset from the macro corner whereas in soft macros (e.g., DDR), it is based on a certain pattern and a minimum pitch used in the bump assignment.

Graham Curren, Sondrel’s founder and CEO, added; “Our reputation is based on mitigating the risk of a customer’s project by ensuring the quality of our design work and keeping our fingers on the pulse of every stage of the supply chain to identify and solve issues so that the chips are delivered on schedule.


Photonis announces agreement to acquire Xenics, a leader in Infra-Red imaging solutions
Phlux Technology Secures £4m in Seed Funding
Start-ups: build up your ecosystem
Trends in the semiconductor industry
Advantest Unveils E5620 DR-SEM for Review and Classification of Ultra-Small Photomask Defects
Xenics introduces Wildcat+ 640
Advantest Introduces New inteXcell Series
Sony Semiconductor Israel Redefines IoT Connectivity Platform
Sensor Sales Stay Strong Due to Big ASP Rise
Advantest Launches ACS Solution Store to Enable Real-Time Data Analytics Solutions
Lam Research Acquires SEMSYSCO to Advance Chip Packaging
Infineon planning a major investment in a new factory in Dresden
Particle Measuring Systems introduces 10 nm aerosol particle counter
EBARA presents DYNOX Gas Abatement System
TSMC Launches OIP 3DFabric Alliance
DuPont reshapes IC materials manufacturing for post-COVID success
Evolving subfab vacuum challenges demand collaborative solutions
Next-gen low-k films can address present, future fabrication challenges
Critical Manufacturing redefines semiconductor MES for greater agility, success
Brewer Science bonding & dielectric materials deliver packaging solutions for 5G, IoT devices
Cutting FOPLP pattern distortion
EV Group advances leadership in optical lithography
ASM joins semiconductor climate consortium
KLA Launches New Double-Sided Direct Imaging Platform
Micron ships advanced DRAM technology with 1β node
Nor-Cal will do business as Pfeiffer Vacuum
ClassOne Equipment Releases Major New Lot of Used Semiconductor Tools for Resale
Park Systems Celebrates the Merger and Acquisition of Accurion GmbH
Amkor to support European semiconductor ecosystem
Nanometre components require sub-nanometre precision
ALD TechDay for More-than-Moore devices
Cadence Expands Collaboration with Samsung Foundry

{inStory3}
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
×
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: