+44 (0)24 7671 8970
More publications     •     Advertise with us     •     Contact us
News Article

X-FAB Announces Upgrade to its Substrate Coupling Analysis Tool


X-FAB Silicon Foundries SE, an analog/mixed-signal and specialty foundry, has expanded the scope of its SubstrateXtractor tool, via which unwanted substrate coupling effects can be examined. It is the first foundry worldwide to offer this analysis function for a BCD-on-SOI process. With the company’s XT018 180 nm BCD-on-SOI technology now being supported, X-FAB complements the XH018 and XP018 180 nm bulk CMOS processes that the tool was originally designed for. Through use of the new SubstrateXtractor version, accelerated SOI-related product development can be achieved, avoiding the need for multiple iterations.

The initial SubstrateXtractor, which X-FAB developed in collaboration with EDA partner PN Solutions (and is based on its widely used PNAware product), was released in 2019. Using it, customers have been able to address the coupling issues caused by interactions between active and passive elements within semiconductor substrates (whether these elements are part of the circuit itself or present parasitically). This has been highly advantageous, resulting in quicker time to market for customer projects. Support for SOI processes is built on the PNAwareRC tool by PN Solutions and further increases the capabilities of the platform and broadens its appeal.

The BOX/DTI features of X-FAB’s XT018 process enable isolation of constituent functional blocks on the chip from each other. This can apply to sensitive analog blocks needing to be decoupled from digital blocks, or low noise amplifiers that must be isolated from high-voltage driver circuits. It also makes multi-channel implementations much easier, as circuits in XT018 are effectively placed in their own separate substrate, thereby reducing crosstalk.

The ability of SubstrateXtractor to analyze substrate couplings in SOI-based integrated circuits will be invaluable. Though active silicon islands in SOI processes can be completely dielectrically isolated by BOX and DTI, passive R and C couplings may still be present. Using this updated tool, a passive RC network can be extracted for lateral and vertical coupling paths resulting from DTI and BOX. These passive coupling networks can be simulated, in order to assess what impact they will have on the integrated circuit. Key applications for this additional post-layout extraction will be the high-current and high-voltage devices used in industrial and automotive systems.

“Mitigation of substrate coupling is a challenging task, and through support for the extraction of parasitic elements relating to our XT018 BCD-on-SOI process, customers will be able to simulate the coupling of circuit blocks and identify interferences that will be detrimental to performance,” states Lars Bergmann, Director of Design Support at X-FAB. “This will be of particular interest in situations where there are very large interference voltages involved or for high frequencies in the single-digit GHz range.”

SPEA donates test equipment to university in Thailand
SONOTEC and S3 Alliance join at SEMICON Europa
Luminaries like high-NA EUV and curvilinear photomasks
SensiML and Silicon Technology join forces
TRI launches high-performance 3D AXI
SONOTEC and S3 Alliance join at SEMICON Europa
Marquee Semiconductor expands Indian presence
Micron begins Memory Manufacturing Fab
SiLC Technologies advances Machine Vision
Renesas partners with EdgeCortix
Gradiant acquires H+E Group
Webinar: Hydrogen Generation Industry Innovations to Meet Expanding North American Fab Hydrogen Requirements
EdgeCortix set to disrupt the edge market?
Evonetix places first DNA Synthesis Development Platform at Imperial College London
ASE launches Integrated Design Ecosystem
Cohu acquires Equiptest Engineering
Advantest wins 2022 Best Supplier Award from ASE Holdings
SEMI welcomes new board members
Advanced Energy breaks ground on flagship factory
GlobalFoundries opens new Malaysia office
TSMC reveals 'breakthrough' set to redefine the future of 3D IC
Delphon announce new VP, strategic marketing & business development
Particle Measuring Systems Announces Acquisition of EMS
Ireland begins high-volume production of Intel 4 Technology
Advantest to showcase latest test solutions
200 gigabits per second
KemLab Inc. applauds CHIPS Act's commitment
200mm fabs to reach record capacity by 2026
Governor DeSantis dedicates $50 million for workforce development
DOD names eight 'Microelectronics Commons' Hubs
TSMC accelerates renewable energy adoption
Mouser signs global agreement with MediaTek
Search the news archive

To close this popup you can press escape or click the close icon.
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.

Please subscribe me to:


You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: