+44 (0)24 7671 8970
More publications     •     Advertise with us     •     Contact us
 
Loading...
News Article

imec Researchers debut key building block for deployment of 100G PON networks

News

At European Conference on Optical Communication (ECOC), researchers from IDLab (an imec research group at Ghent University and the University of Antwerp, Belgium) and Nokia Bell Labs presented the first upstream linear burst-mode transimpedance amplifier (TIA) chip that accommodates 50 Gbit/s NRZ and 100 Gbit/s PAM-4 modulation. The chip enables optical line terminals (OLTs) to cope with upstream packets’ varying signal strength and quality degradation; effects that are compounded by the very high speeds at which next-generation passive optical networks (PONs) operate. This novel TIA chip will be critical to making next-gen flexible PON deployments (and 100G PON networks in particular) technically and economically viable.

Passive optical network (PON) technology brings high-speed broadband to residential and business subscribers, while supporting services such as (5G) mobile fronthaul/backhaul.

PON networks are characterized by a tree-like network topology that allows to serve multiple customers with a common strand of fiber connected to a single optical line terminal (OLT) in the operator’s central office. This makes for a cost-effective deployment scenario, but it also impacts how packets travel the network: downstream traffic is sent over the network continuously, while upstream traffic is transmitted in bursts (within allocated time slots, preventing collisions).

With 10G PON sales skyrocketing and the first 25G PON solutions being commercially introduced, PON technology is evolving rapidly. Still, especially in the upstream direction, several challenges remain to be addressed before next-gen (50G and 100G) PONs can be rolled out.

Optimizing upstream packets’ signal strength quickly and dynamically

Upstream packets arriving at an OLT’s receiver may exhibit a large dynamic range of optical powers. This is due to the differential path loss of the optical distribution network, as well as the variation in optical network terminal (ONT) transmitters’ launch powers. Secondly, the distance between an OLT and its ONTs is a determining factor too (ranging anywhere between a few hundreds of meters, up to a few tens of kilometers).

“As those effects are compounded even further by the high speeds at which next-gen PONs operate, it will be crucial to make sure that all packets arriving at the OLT end up having roughly the same signal strength. Moreover, this must be done with minimal overhead – i.e. no more than a few tens of nanoseconds,” says Gertjan Coudyzer, senior researcher in analog/mixed signal IC design at IDLab, an imec research group at Ghent University and the University of Antwerp (Belgium). “Our novel chip does exactly that, allowing us to use each packet – and the network as a whole – to the fullest, maximizing its speed, reach and throughput.”

Presenting the world’s first upstream linear burst-mode TIA chip, accommodating 50 Gbit/s NRZ and 100 Gbit/s PAM-4 modulation

Gertjan Coudyzer: “During our experiments, we have been able to validate the chip’s linear burst-mode operation; a linearity not only enabling signal equalization, but also paving the way for PAM-4 as a future PON modulation format – doubling the bitrate compared to the use of NRZ. This world’s first is a breakthrough to facilitate the future roll-out of large-scale 100G PONs.”

“Rolling out a fiber network is a huge investment. Once it has been deployed, operators want to leave their network untouched for at least a couple of decades. Today’s announcement confirms that operators’ networks are future-ready, and capable of supporting higher bandwidths should the need for that arise,” adds Peter Ossieur, program manager high-speed transceivers at IDLab. “Going forward, we are looking at the ITU-T to pick up our development and include it in their standardization efforts.”

“The demonstration of our burst-mode transimpedance amplifier chip, resulting from fruitful and long-standing collaboration with imec, re-confirms Nokia’s technical leadership in higher speed passive optical networks,” stated Tod Sizer, Optical System and Device Lab Leader, Nokia Bell Labs. “The results are timely, as targets for 50G upstream PON are being defined in ITU G.9804. Thanks to its linearity, the TIA chip also supports 100G flexrate PON using higher order modulation.”

The TIA chip is fabricated in a 0.13 μm SiGe process. It comes with a power consumption of 275 mW (on average) from a 2.5 V supply. Its total settling time is well under 150 ns, meeting the typical PON target preamble time.

The ever-growing distance between end users and the central office

“Future challenges will continue to be closely linked to the (growing) distance between end users and the central office – as telecom operators try to expand their customer base to more rural areas. Hence, strategies to flexibly provide different customers with different PON flavors from the same OLT will continue to gain momentum, requiring new digital signal processing approaches, updates to the optical receivers, and the development of increasingly linear circuits. Those are exactly the topics that rank highly on our research agenda; topics on which we continue to welcome the input and involvement of partners,” Peter Ossieur concludes.

This work is supported by the VLAIO project SPIC (HBC.2020.2197).

SPEA donates test equipment to university in Thailand
SONOTEC and S3 Alliance join at SEMICON Europa
Luminaries like high-NA EUV and curvilinear photomasks
SensiML and Silicon Technology join forces
TRI launches high-performance 3D AXI
SONOTEC and S3 Alliance join at SEMICON Europa
Marquee Semiconductor expands Indian presence
Micron begins Memory Manufacturing Fab
SiLC Technologies advances Machine Vision
Renesas partners with EdgeCortix
Gradiant acquires H+E Group
Webinar: Hydrogen Generation Industry Innovations to Meet Expanding North American Fab Hydrogen Requirements
EdgeCortix set to disrupt the edge market?
Evonetix places first DNA Synthesis Development Platform at Imperial College London
ASE launches Integrated Design Ecosystem
Cohu acquires Equiptest Engineering
Advantest wins 2022 Best Supplier Award from ASE Holdings
SEMI welcomes new board members
Advanced Energy breaks ground on flagship factory
GlobalFoundries opens new Malaysia office
TSMC reveals 'breakthrough' set to redefine the future of 3D IC
Delphon announce new VP, strategic marketing & business development
Particle Measuring Systems Announces Acquisition of EMS
Ireland begins high-volume production of Intel 4 Technology
Advantest to showcase latest test solutions
200 gigabits per second
KemLab Inc. applauds CHIPS Act's commitment
200mm fabs to reach record capacity by 2026
Governor DeSantis dedicates $50 million for workforce development
DOD names eight 'Microelectronics Commons' Hubs
TSMC accelerates renewable energy adoption
Mouser signs global agreement with MediaTek
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
×
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: