Loading...
News Article

Keysight expands chiplet interconnect standards support

News

Introduces support for the latest interconnect standards, including Universal Chiplet Interconnect Express™ (UCIe™) 2.0 and Open Compute Project Bunch of Wires (BoW).

Keysight Technologies has launched Chiplet PHY Designer 2025, its latest solution for high-speed digital chiplet design tailored to AI and data centre applications. The enhanced software introduces simulation capabilities for the Universal Chiplet Interconnect Express (UCIe) 2.0 standard and adds support for the Open Computer Project Bunch of Wires (BoW) standard. As an advanced, system-level chiplet design and die-to-die (D2D) design solution, Chiplet PHY Designer enables pre-silicon level validation, streamlining the path to tapeout.



As AI and data centre chips grow more complex, ensuring reliable communication between chiplets becomes crucial for performance. The industry is addressing this challenge through open, emerging standards like UCIe and BoW that define the interconnects between chiplets within an advanced 2.5D/3D or laminate/advanced package. By adopting these standards and verifying chiplets for compliance, designers contribute to the growing ecosystem for chiplet interoperability, reducing costs and risks in semiconductor development.



Key Benefits of the Chiplet PHY Designer 2025:



Ensures Interoperability: Verifies designs meet UCIe 2.0 and BoW standards, enabling seamless integration across advanced packaging ecosystems.

Accelerates Time-to-Market: Automates simulation and compliance testing setup, such as Voltage Transfer Function (VTF), simplifying chiplet design workflows.

Improves Design Accuracy: Provides insight into signal integrity, bit error rate (BER), and crosstalk analysis, reducing risks of costly silicon re-spins.

Optimises Clocking Designs: Supports advanced clocking scheme analysis, such as quarter-rate data rate (QDR), for precise synchronisation in high-speed interconnects.


Hee-Soo Lee, High-Speed Digital Segment Lead, Keysight EDA, said: “Keysight EDA launched Chiplet PHY Designer one year ago as the industry’s first pre-silicon validation tool to provide in-depth modelling and simulation capabilities; this enabled chiplet designers to rapidly and accurately verify that their designs meet specifications before tapeout. The latest release keeps pace with evolving standards like UCIe 2.0 and BoW while delivering new features, such as the QDR clocking scheme and systematic crosstalk analysis for single-ended buses. Engineers using Chiplet PHY Designer save time and avoid costly rework, ensuring their designs meet performance requirements before manufacturing. Early adopters, like Alphawave Semi, attest that Chiplet PHY Designer ensures seamless operation and interoperability for 2.5D/3D solutions available to their chiplet customers.”

Keysight expands chiplet interconnect standards support
Navigating neurosurgical procedures
IEEE Electronic Components and Technology Conference highlights Best & Outstanding Papers from ECTC 2024
Evolving the semiconductor industry with AI and simulation
Sumitomo Heavy Industries plans European expansion
TSMC earnings 'shatter' analyst expectations
GlobalFoundries to create New York Advanced Packaging and Photonics Center
Infineon strengthens Sensor and Radio Frequency portfolio
The inevitable opportunity for photonics In Quantum Computing
Durham University researchers achieve 'world-leading' quantum entanglement of molecules
Northeast Microelectronics Coalition Hub celebrates $37.25 million federal funding
Sivers Semiconductors signs CHIPS Act contracts
Empowering semiconductor manufacturers to embrace new markets
Vertical Compute, a new imec spin-off, raises €20 million
MediaTek joins Audio Foundry to broaden automotive audio technology collaboration
Infineon optimises and diversifies its manufacturing footprint
Very bright emissive microdisplays through multiple stacked OLED
Samsung takes top spot in US patents
GF Piping Systems and Gradiant partner
3D AXI Platform promises clearer imaging
Opportunities unleashed by Chiplet technology
The 2025 Symposium on VLSI Technology & Circuits calls for papers
UK launches National Materials Innovation Strategy
Imec achieves breakthrough in silicon photonics
Renesas introduces new MOSFETs
Collaboration with graphene technology company Paragraf targets quantum computing
Advantest forms partnerships with FormFactor and Technoprobe
EQUSPACE consortium receives 3.2 million euros for the development of quantum technologies
Busch Group expands in Romania
Marvell reveals 'breakthrough' Co-Packaged Optics Architecture
Voyant Photonics launches CARBON LiDAR
Ambiq delivers AI-powered speech enhancement
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
x
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: