ARM & Cadence target Samsung 14nm FinFET process
ARM and Cadence Design Systems, Inc. are taping out the first 14-nanometre test chip implementation of ARM's most energy-efficient applications processor, the Cortex-A7.
Designed with a complete Cadence RTL-to-signoff flow, the chip is the first to target Samsung's 14-nanometre (nm) FinFET process. This should accelerate the movement to high-density, high-performance and ultra-low power SoCs for future devices including smartphones, tablets and all other advanced mobile products.
Apart from the ARM Cortex-A7 processor, the test chip includes ARM Artisan standard-cell libraries, next-generation memories, and general purpose IOs.
The test chip was designed using a complete Cadence RTL-to-signoff flow including Encounter RTL Compiler, Encounter Test, Encounter Digital Implementation System, Cadence QRC Extraction, Encounter Timing System and Encounter Power System.
This achievement is part of a systematic program to enable ARM technology-based SoCs on FinFET technology.
"This is an important milestone in our efforts to enable our silicon partners for continued low-power leadership in future generations of innovative, energy-efficient mobile products," says Dipesh Patel, vice president and general manager, Physical IP Division at ARM.
"Taping out ARM's most energy-efficient applications processor on Samsung's advanced low-power manufacturing process was achieved through the combination of leading-edge technology and R&D excellence, as well as a deep and early collaboration with Samsung and Cadence," continues Patel.
"Cadence's advanced node design flow, coupled with our collaboration with ARM and Samsung, is essential to semiconductor companies as they move to designing for a 14-nanometer FinFET process," adds Chi-Ping Hsu, senior vice president, Research and Development, Silicon Realisation Group at Cadence. "Our common goal is to enable our customers to reap the benefits and competitive advantages of designing at the most advanced technologies."
"End consumers are driving the need for better, faster, more connected devices," continues Kyu-Myung Choi, senior vice president of System LSI infrastructure design centre, Device Solutions, Samsung Electronics. "Our collaboration with ARM and Cadence allows us to innovate quickly as Samsung develops this new process technology for mobile multimedia applications."
