Info
Info
News Article

Europe Pushes Ahead Of ITRS

To exceed the targets set by the industry’s roadmap, requires preparation. Europe plans to be at the forefront for nano-scale electronics.
To exceed the targets set by the industry's roadmap, requires preparation. Europe plans to be at the forefront for nano-scale electronics.



The European Commission NANOCMOS project began March 1, 2004, to push the semiconductor industry to 45nm production and beyond. The first phase is for 27months up to June 2006. The next phase will need European Commission and MEDEA+ approval and calls for participation are expected to begin in mid-2005 for a start in 2006.


All three of the main European integrated device manufacturers (IDMs) are participating - STMicroelectronics, Philips and Infineon Technologies. ST and Philips also work on 45nm processing with Motorola at Crolles in France. The US company is not yet in NANOCMOS, but is expected to join soon. In Europe, NANOCMOS results will have an impact on the technology choices for 45nm CMOS logic processes at Crolles, France, and the DRAM activities of Infineon in Dresden, Germany.


The first phase aims to demonstrate feasibility of a 45nm process within 24 months - by December 2005 or earlier. At a meeting in Turin (September 11, 2003), project leader Guillermo Bomchil of ST expressed the hope that the second phase would include a MEDEA+ project with first full integration on 300mm wafers in 2007. Further, the phase should include an Information Society Technologies (IST) project to demonstrate feasibility for 32nm CMOS logic in early 2007. Some preparation work for 22nm is also envisaged.


The proposed work programme aims to get results that will achieve industrialisation ahead of the schedule given in the 2003 International Technology Roadmap for Semiconductors (ITRS). The ITRS has 45nm industrialisation scheduled for 2010.
The procedures are similar to previous European collaborations on 90nm and 65nm technologies. These projects fed into MEDEA+ structures in the second phase before transferring into individual commercialisation work by the industry partners. NANOCMOS will make a proposal to MEDEA+ to start in 2006 on the integration and validation of the 45nm node in an industrial 300mm wafer manufacturing facility, currently expected to be the Crolles2 facility jointly shared by Motorola, Philips and STMicroelectronics.


Besides work at IC manufacturing facilities, much of the NANOCMOS work is expected to be carried out at the two main European research centres - IMEC (Belgium) and LETI (France). Other research interests include three of the Fraunhofer Institute labs and eight labs under the CNRS French research body. Philips Research will also contribute from its Leuven (Belgium) and Eindhoven (The Netherlands) operations. One research laboratory from the Technical University of Chemnitz (Germany) is also participating.


Small-medium enterprises (SMEs) are participating - Magwell, a Belgian spin-out from IMEC, Isiltec, a German chemical-mechanical planarisation (CMP) tool provider and IBS, a French supplier of low-energy implant tools. A further SME (ACIES, France) is helping NANOCMOS in management procedures for the project. Additional partners could be incorporated into the consortium in the future.


The main goal of the research is to demonstrate the feasibility of a 45nm process through a static random access memory (SRAM) test chip. There are still many options for the final process and part of the aim of the project is to narrow these down and make some choices. These choices concern factors such as whether to use bulk silicon or some advanced substrate such as silicon-on-insulator (SOI) and/or strained silicon. And it's not just materials that are under review -the move to 45nm might require different transistor architectures such as silicon-on-nothing (SON), FinFETs or some other structure.


By month 18 of the project, it is hoped that these choices will have been made clearer and that by then the team will be able to choose one or at most two to develop further.
EC rules stipulate that it can only supply around 50% of the finance. The first, 27-month phase is budgeted at EUR50mn, with at most EUR24mn coming from the EC.


An executive board consisting of representatives from the core group of IDMs and two co-opted members will make decisions on the project. There is also a general assembly in which all partners are represented and decisions made by qualified voting procedures.
There is also management team to make day-to-day decisions for the ten sub-projects. Eight of these cover technical areas, with two more for training and dissemination of information. The eight technical areas will deal with new materials and front end modules, new device architectures, new multilevel metallisation materials and structures, physical and electrical characterisation , simulation and modelling, new concepts for integrated metrology, and integration of a 45nm CMOS process including feasibility demonstration of an SRAM cell.


The EC has also agreed to sponsor a complementary SINANO ‘network of excellence' to gather together work by European public research laboratories working in the field of novel devices.











The launch team for NANOCMOS




AngelTech Live III: Join us on 12 April 2021!

AngelTech Live III will be broadcast on 12 April 2021, 10am BST, rebroadcast on 14 April (10am CTT) and 16 April (10am PST) and will feature online versions of the market-leading physical events: CS International and PIC International PLUS a brand new Silicon Semiconductor International Track!

Thanks to the great diversity of the semiconductor industry, we are always chasing new markets and developing a range of exciting technologies.

2021 is no different. Over the last few months interest in deep-UV LEDs has rocketed, due to its capability to disinfect and sanitise areas and combat Covid-19. We shall consider a roadmap for this device, along with technologies for boosting its output.

We shall also look at microLEDs, a display with many wonderful attributes, identifying processes for handling the mass transfer of tiny emitters that hold the key to commercialisation of this technology.

We shall also discuss electrification of transportation, underpinned by wide bandgap power electronics and supported by blue lasers that are ideal for processing copper.

Additional areas we will cover include the development of GaN ICs, to improve the reach of power electronics; the great strides that have been made with gallium oxide; and a look at new materials, such as cubic GaN and AlScN.

Having attracted 1500 delegates over the last 2 online summits, the 3rd event promises to be even bigger and better – with 3 interactive sessions over 1 day and will once again prove to be a key event across the semiconductor and photonic integrated circuits calendar.

So make sure you sign up today and discover the latest cutting edge developments across the compound semiconductor and integrated photonics value chain.

REGISTER FOR FREE

VIEW SESSIONS
Cadence Announces $5M Endowment To Advance Research
Belgian Initiative For AI Lung Scan Analysis In Fight Against COVID-19 Goes European
DISCO's Completion Of New Building At Nagano Works Chino Plant
Will Future Soldiers Be Made Of Semiconductor?
Onto Innovation Announces New Inspection Platform
Panasonic Microelectronics Web Seminar
ASML Reports €14.0 Billion Net Sales
Can New Advances In CMOS Replace SCMOS Sensors In Biomedical Applications?
SUSS MicroTec Opens New Production Facility In Taiwan
New Plant To Manufacture Graphene Electronics
Imec Demonstrates 20nm Pitch Line/Space Resist Imaging With High-NA EUV Interference Lithography
GOODFELLOW Confirms Membership In The BSI UK Graphene Group
TEL Introduces Episode UL As The Next Generation Etch Platform
South Korean Point Engineering Chooses ClassOne’s Solstice S8 For Advanced Semiconductor Plating
K-Space Offers A New Accessory For Their In Situ Metrology Tools
ITRI And DuPont Inaugurate Semiconductor Materials Lab
Tescan And 3D-Micromac Collaborate To Increase The Efficiency Of Failure Analysis Workflows
EV Group Establishes State-of-the-art Customer Training Facility
Siemens And ASE Enable Next-generation High Density Advanced Package Designs
Obducat Receives Order For Fully Automated Resist Processing Tool From A Customer In Asia
U.S. Department Of Defense Partners With GLOBALFOUNDRIES To Manufacture Secure Chips At Fab 8
Changes In The Management Board Of 3D-Micromac AG
Tower Semiconductor Announced Program Creating An Integrated-Laser-on-Silicon Photonics Foundry Process
AP&S Expands Management At Beginning Of 2021

Info
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
×
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in:
 
X
Info
X
Info
{taasPodcastNotification} Array
Live Event