Info
Info
News Article

Post-CMP Marangoni Drying Eliminates Defects

Cleaning after the chemical mechanical planarisation (CMP) process has traditionally been of the spin-rinse-dry (SRD) variety. These processes often leave particles in the form of water marks that could create killer defects in 65nm processes. Applied Material’s new Desica vapour-dry module is designed to eliminate SRD-related water marks on low-k metal interconnect patterned wafers.
Cleaning after the chemical mechanical planarisation (CMP) process has traditionally been of the spin-rinse-dry (SRD) variety. These processes often leave particles in the form of water marks that could create killer defects in 65nm processes. Applied Material's new Desica vapour-dry module is designed to eliminate SRD-related water marks on low-k metal interconnect patterned wafers.



Next generation interconnects pose two new challenges for post-CMP cleaning: As device feature sizes shrink to 90nm and 65nm, defects as small as 0.1µm become yield killers. New extremely low-k dielectrics create another challenge - to dry these porous and hydrophobic films without leaving water marks. Because of these factors, the need arises to improve post-CMP drying capability beyond that provided by spin rinse dry.



Vapour drying technology is emerging for post-CMP cleaning applications in order to dry copper/low-k interconnect layers and to reduce yield-killing defects on 90nm and 65nm devices. A post-CMP cleaning process with integrated vapour drying eliminates water marks and reduces overall defects on copper/low-k patterned wafers, overcoming the limits of conventional spin rinse drying.



After cleaning, water removal from wafers is traditionally done by centrifugation followed by evaporation. To be effective, the technique demands uniform thinning of the water film, which is only possible if the wafers are hydrophilic. Low-k dielectrics are strongly hydrophobic, often with a contact angle greater than 50°. In the conventional spin rinse dryer, water films break apart into droplets on hydrophobic surfaces. As they evaporate, these drops precipitate material onto the wafer surface as defects (Figure 1). Because drying of hydrophobic surfaces is rapid and uncontrolled, spin rinse drying cannot avoid water-mark defects on low-k films. On patterned Cu/low-k wafers, energy dispersive x-ray (EDX) analysis of water marks shows that they contain copper (Figure 2). Water marks that bridge copper lines thus create a current leakage pathway that negatively impacts device reliability.



Addition of surfactants to the cleaning/rinsing process has extended the life of spin rinse dry technology to some low-k dielectrics, but provides only marginal solution to the water mark problem on the majority of low-k films, including the first generation low-k with k~3.0. Using hydrophilic capping layers on top of low-k to prevent exposure of the hydrophobic surface has seen a limited degree of success. With the addition of a cap, an additional interface is created for each metal layer in the interconnect stack and the adhesion at this interface is shown to be poor. In addition, cap layers have high relative k values (k>4.0), which elevates the effective k value for the entire stack and forces designers to use as thin a cap as possible. This in turn creates the possibility of partial cap removal from some structures/areas of the wafer, which brings the hydrophobic low-k surface in contact with the deionised water (DIW) once again.



The conventional spin-rinse-dry (SRD) process has three major steps: DIW rinse, spin dry and water film evaporation. DIW rinse removes any chemical residues carried over from prior modules, leaving a 10µm thick film of DIW on the wafer surface. Spin dry removes water from the substrate, making the water film thin enough for evaporation. With the current SRD configuration, the final remaining water film thickness that can be reached is about 0.2µm. The remaining water film is removed by convective and/or heat induced evaporation [1]. Suspended particles less than 0.2µm remain on the wafer surface after the water has evaporated. As device feature sizes shrink to 90nm and 65nm, these particles are expected to become killer defects.



A new wafer drying technology needs to be integrated into the Cu/low-k CMP system, both to reduce the remaining water film thickness for less than 0.2µm suspended particle elimination and to reduce water marks on advanced dielectrics.



Vapour dry



We designed the Desica vapour-dry module to replace the SRD in post-CMP cleaning. In the vapour-dry operation, a wafer enters the rinse tank and then emerges vertically. Tiny nozzles focus nitrogen and isopropanol (IPA) vapour onto the interface formed between the water and the substrate as the wafer emerges from water. The IPA assists in drying the wafer by the Marangoni effect [2] (Figure 3). IPA is readily absorbed at the tip of the meniscus, where it lowers surface tension. The resulting surface tension gradient pulls water away from the wafer as it is lifted out of the bath. The entire process requires less than 60 seconds.



The residual film thickness is about 0.02µm [3], so evaporation will precipitate only 0.02µm or smaller particles, a 10x improvement over SRD. Another advantage of the bath-type dryer is that it prevents water film breakdown, which is a cause of water marks. The use of a full immersion rinse tank from which to gradually pull the wafer out into the IPA is crucial to achieving a stable and repeatable meniscus for every kind of wafer surface used, independent of the surface contact angle or wiring structure design on the wafer. This ensures a much broader process window for a wide variety of low-k and also conventional oxide surfaces that can be processed through the dryer, as compared to systems that apply IPA vapour to a localised area on a spinning wafer. The latter have a diminishing process window for pattern wafers that consist of both hydrophobic (low-k) and hydrophilic (copper) materials.



Marangoni drying is the final step of a four-step cleaning process (Figure 4). The first module, a megasonics immersion tank, uses elevated temperature and a proprietary chemical to dissolve copper oxide and loosen organic residue. The second and third steps use brush scrubbing for particle removal.



Results



Three major parameters control drying efficiency in our module: nitrogen flow, IPA concentration and wafer lift speed. A process window design of experiments (DOE) was conducted by cleaning copper/low-k patterned wafers and inspecting them on an optical patterned wafer defect inspection system (Figure 5). The results of this work were:



* Nitrogen flow should be enough to carry IPA to the meniscus without breaking the film



* IPA concentration was optimised for minimum consumption and high process speed



* A variable wafer lift speed process was the most robust



After optimisation, the best known method (BKM) for the integrated cleaner and dryer eliminated removable defects larger than 0.24µm on polished PVD copper wafers. Patterned wafers had consistent, low defect counts. All IPA dryer splits show few defects relative to SRD (Figure 6). The BKM process proved repeatable throughout a 1000 wafer run. Defects on oxide blanket wafers were consistently low during the marathon (Figure 7).



Figure 8 compares the time dependent dielectric breakdown (TDDB) of wafers processed with vapour dry versus wafers processed with spin dry. In the TDDB test, the wafer is heated to an elevated temperature and a high electric field is placed across minimum metal-pitch lines to drive the dielectric to failure. Longer failure life under these conditions indicates greater dielectric integrity. The wafers processed with vapour dry have five times longer TDDB lifetimes, indicating that water-mark-free wafers processed with vapour dry have superior dielectric integrity.



For normal copper low-k wafers no surfactant is required anywhere in the process to obtain water-mark-free wafers.



The integrated IPA process saves money by eliminating the need for secondary post-clean and batch IPA dry to get rid of water marks on copper/low-k interconnects. Isopropanol use during the marathon run was less than 0.5grams per wafer. Process time is less than 60 seconds, making the process attractive for cleaning after high throughput interlayer dielectric (ILD) CMP processes.











Fig.1: Water marks on SRD dark-field image of a low-k blanket wafer.











Fig.2: EDX, optical and SEM images of copper-rich water marks on low-k or (centre) Cu and low-k lines.











Fig.3: Marangoni flow is from region I (high IPA concentration, low surface tension) to region II (low IPA concentration, high surface tension).











Fig.4: Post-CMP cleaner.











Fig.5: IPA drying optimisation. Copper low-k MIT patterned wafers, drying only. Metrology is on a Compass 3x tool.











Fig.6: Drying split vs. defects for MIT patterned copper low-k wafers.











Fig.7: Oxide blanket wafer defects during marathon.











Fig.8: Normalised time dependent dielectric breakdown (TDDB).



Authors:


Nathan Stein, Guy Shirazi, Jianshe Tang, Robert Jackson, Greg Viloria, Younes Achkire, Wei-Yung Hsu, Applied Materials.



Acknowledgements


The authors acknowledge important contributions from Konstantin Smekalin, Dan Marohl, Rashid Mavliev, Boris Fishkin, Peter Chou, Zhitao Cao, and Richard Duran.



References



1. J Marra and JAM Huethorst, “Physical Principles of Marangoni Drying,” Langmuir, vol.7, pp.2748-2755, 1991.



2. AFM Leenars, JAM Huethorst and JJ Van Oekel, Langmuir, vol.6, pp.1701, 1990.



3. Marra and Huethorst, Langmuir, vol.7, 1991.



AngelTech Live III: Join us on 12 April 2021!

AngelTech Live III will be broadcast on 12 April 2021, 10am BST, rebroadcast on 14 April (10am CTT) and 16 April (10am PST) and will feature online versions of the market-leading physical events: CS International and PIC International PLUS a brand new Silicon Semiconductor International Track!

Thanks to the great diversity of the semiconductor industry, we are always chasing new markets and developing a range of exciting technologies.

2021 is no different. Over the last few months interest in deep-UV LEDs has rocketed, due to its capability to disinfect and sanitise areas and combat Covid-19. We shall consider a roadmap for this device, along with technologies for boosting its output.

We shall also look at microLEDs, a display with many wonderful attributes, identifying processes for handling the mass transfer of tiny emitters that hold the key to commercialisation of this technology.

We shall also discuss electrification of transportation, underpinned by wide bandgap power electronics and supported by blue lasers that are ideal for processing copper.

Additional areas we will cover include the development of GaN ICs, to improve the reach of power electronics; the great strides that have been made with gallium oxide; and a look at new materials, such as cubic GaN and AlScN.

Having attracted 1500 delegates over the last 2 online summits, the 3rd event promises to be even bigger and better – with 3 interactive sessions over 1 day and will once again prove to be a key event across the semiconductor and photonic integrated circuits calendar.

So make sure you sign up today and discover the latest cutting edge developments across the compound semiconductor and integrated photonics value chain.

REGISTER FOR FREE

VIEW SESSIONS
Tescan And 3D-Micromac Collaborate To Increase The Efficiency Of Failure Analysis Workflows
SUSS MicroTec Opens New Production Facility In Taiwan
Panasonic Microelectronics Web Seminar
Tower Semiconductor Announced Program Creating An Integrated-Laser-on-Silicon Photonics Foundry Process
GOODFELLOW Confirms Membership In The BSI UK Graphene Group
AP&S Expands Management At Beginning Of 2021
ASML Reports €14.0 Billion Net Sales
DISCO's Completion Of New Building At Nagano Works Chino Plant
Will Future Soldiers Be Made Of Semiconductor?
South Korean Point Engineering Chooses ClassOne’s Solstice S8 For Advanced Semiconductor Plating
K-Space Offers A New Accessory For Their In Situ Metrology Tools
ITRI And DuPont Inaugurate Semiconductor Materials Lab
EV Group Establishes State-of-the-art Customer Training Facility
Imec Demonstrates 20nm Pitch Line/Space Resist Imaging With High-NA EUV Interference Lithography
Cadence Announces $5M Endowment To Advance Research
Changes In The Management Board Of 3D-Micromac AG
New Plant To Manufacture Graphene Electronics
U.S. Department Of Defense Partners With GLOBALFOUNDRIES To Manufacture Secure Chips At Fab 8
TEL Introduces Episode UL As The Next Generation Etch Platform
Siemens And ASE Enable Next-generation High Density Advanced Package Designs
Can New Advances In CMOS Replace SCMOS Sensors In Biomedical Applications?
Belgian Initiative For AI Lung Scan Analysis In Fight Against COVID-19 Goes European
Onto Innovation Announces New Inspection Platform
Obducat Receives Order For Fully Automated Resist Processing Tool From A Customer In Asia

Info
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
×
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in:
 
X
Info
X
Info
{taasPodcastNotification} Array
Live Event