Info
Info
News Article

Trikon Has Last Word With Omega Etch

Power handling is a pervasive area of the semiconductor industry with power devices present in every day products such as PCs, PDAs, cars, handsets and white goods. According to iSuppli, the power management market grew 24% to $20 Billion in 2004, faster than the total semiconductor market, and is forecast to continue to grow at a Compound Annual Growth Rate of 12.7% through 2008. By Dave Thomas, Etch Product Marketing Manager at Trikon Technologies.








For several types of power semiconductor, significant advantages in device performance can be achieved by the use of a silicon trench technology. Many of the details of the trench etch, such as bottom rounding and sidewall smoothness have an effect on the device performance. One of the most important parameters is the trench depth. For example, in low voltage power MOSFETs the trench depth has a big impact on the gate drain capacitance. A SEM of a typical power device silicon trench is shown in figure 1.


Controlling the trench etch depth is more difficult than for most dry etch applications, because for most power devices there is no etch stop layer at which the etch can be terminated using conventional optical emission spectroscopy (OES). Controlling the depth simply by time is subject to many possible inconsistencies, such as variations due to chamber condition or loading effects due to mask open area changes from device to device. Typically only ±4% depth accuracy wafer to wafer is achieved with timed etches, and in many cases this level of control is insufficient for high device yield.


In order to improve the trench depth repeatability to the levels required for robust manufacturing, Trikon has integrated in-situ interferometric endpoint detection (IEPD) capability to its well established Omega ICP etch chamber. The design of the ICP chamber is particularly suited to the hardware integration. IEPD requires a direct line of sight normal to the wafer surface, and as the ICP single turn antenna is around the outside of a ceramic wall, this means that the viewport is easily placed in the centre of the chamber lid without interfering with the RF source (figure 2). The ICP chamber with IEPD is available on both Trikons Omega fxP cluster tool and the new Omega i2L platforms (see side panel).


The IEPD system works by monitoring light reflected from a section of the wafer surface, at a chosen wavelength. The intensity of reflected light seen is a result of the interference between reflections from different parts of the wafer surface, such as the top of the mask, the bottom of the mask, and the silicon etch surface exposed for etch.


As the etch proceeds, the silicon etches faster than the mask and so the distance between the two surfaces increases, changing the optical path length and so the interference conditions. The variation in interference produces an oscillation in intensity, the frequency of which is related to the etch rate.


A typical IEPD trace is shown in figure 3. Here the faster oscillation is caused by the silicon trench etch, whereas the slow overall variation in signal is due to etching of the mask. By monitoring this signal, and compensating for the mask etch rate if necessary, it is possible to continually measure the etch depth on every wafer with a very high degree of accuracy. This ability means that each etch can be terminated at a pre-programmed depth even though no etch stop is present, automatically compensating for any etch rate variations from wafer to wafer and cassette to cassette.


The benefits of using IEPD to the customer are many. The most immediate is a significant improvement in trench depth repeatability. Tests show that wafer to wafer uniformity is typically 0.8% for a 6 ìm deep trench. This improved consistency in trench depth can lead directly to higher device yield compared to a timed etch, as










 







 










AngelTech Live III: Join us on 12 April 2021!

AngelTech Live III will be broadcast on 12 April 2021, 10am BST, rebroadcast on 14 April (10am CTT) and 16 April (10am PST) and will feature online versions of the market-leading physical events: CS International and PIC International PLUS a brand new Silicon Semiconductor International Track!

Thanks to the great diversity of the semiconductor industry, we are always chasing new markets and developing a range of exciting technologies.

2021 is no different. Over the last few months interest in deep-UV LEDs has rocketed, due to its capability to disinfect and sanitise areas and combat Covid-19. We shall consider a roadmap for this device, along with technologies for boosting its output.

We shall also look at microLEDs, a display with many wonderful attributes, identifying processes for handling the mass transfer of tiny emitters that hold the key to commercialisation of this technology.

We shall also discuss electrification of transportation, underpinned by wide bandgap power electronics and supported by blue lasers that are ideal for processing copper.

Additional areas we will cover include the development of GaN ICs, to improve the reach of power electronics; the great strides that have been made with gallium oxide; and a look at new materials, such as cubic GaN and AlScN.

Having attracted 1500 delegates over the last 2 online summits, the 3rd event promises to be even bigger and better – with 3 interactive sessions over 1 day and will once again prove to be a key event across the semiconductor and photonic integrated circuits calendar.

So make sure you sign up today and discover the latest cutting edge developments across the compound semiconductor and integrated photonics value chain.

REGISTER FOR FREE

VIEW SESSIONS
Onto Innovation Announces New Inspection Platform
South Korean Point Engineering Chooses ClassOne’s Solstice S8 For Advanced Semiconductor Plating
Tower Semiconductor Announced Program Creating An Integrated-Laser-on-Silicon Photonics Foundry Process
Siemens And ASE Enable Next-generation High Density Advanced Package Designs
GOODFELLOW Confirms Membership In The BSI UK Graphene Group
Will Future Soldiers Be Made Of Semiconductor?
K-Space Offers A New Accessory For Their In Situ Metrology Tools
SUSS MicroTec Opens New Production Facility In Taiwan
New Plant To Manufacture Graphene Electronics
U.S. Department Of Defense Partners With GLOBALFOUNDRIES To Manufacture Secure Chips At Fab 8
Imec Demonstrates 20nm Pitch Line/Space Resist Imaging With High-NA EUV Interference Lithography
Changes In The Management Board Of 3D-Micromac AG
Obducat Receives Order For Fully Automated Resist Processing Tool From A Customer In Asia
ASML Reports €14.0 Billion Net Sales
TEL Introduces Episode UL As The Next Generation Etch Platform
EV Group Establishes State-of-the-art Customer Training Facility
Tescan And 3D-Micromac Collaborate To Increase The Efficiency Of Failure Analysis Workflows
Belgian Initiative For AI Lung Scan Analysis In Fight Against COVID-19 Goes European
DISCO's Completion Of New Building At Nagano Works Chino Plant
ITRI And DuPont Inaugurate Semiconductor Materials Lab
AP&S Expands Management At Beginning Of 2021
Cadence Announces $5M Endowment To Advance Research
Can New Advances In CMOS Replace SCMOS Sensors In Biomedical Applications?
Panasonic Microelectronics Web Seminar

Info
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
×
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in:
 
X
Info
X
Info
{taasPodcastNotification} Array
Live Event