News Article

Single-wafer Approach For 300mm

With the increasing penetration of flip-chip technology into the 300 mm wafer-level packaging (WLP) market, requirements for process performance of solder bump technology have become more stringent. One of the biggest challenges for 300 mm WLP processing is the control of undercut and uniformity during etching of under-bump metal (UBM). Lucy Chen, David Chen, Jackie Chen of SEZ Taiwan present the results of UBM etching for Ti/NiV/Cu, TiW/Cu, Ti/Cu based bumps using a single-wafer spin processor that can provide a solution for stringent undercut control.

Wafer-level packaging is becoming more critical as the semiconductor industry becomes increasingly driven by economic and technology challenges. Undercut uniformity is a critical variable that cannot be successfully solved using a batch approach. The within-wafer and wafer-to-wafer reproducibility is not controlled in batch systems as the wafers are immersed in a large tank of chemicals allowing little control over how the chemicals interact with the wafers in the tank. This can lead to a large variation in underbump metal (UBM) etch. SEZ has successfully demonstrated UBM etch processing for stacks that include:

  • Cu deposited on titanium (Ti) or Ti-tungsten
    (TiW) stacks (with eutectic solder bumps)
  • Cu deposited on nickel-vanadium on titanium
    (NiV/Ti) stacks (with high lead solder bump)

Tests were performed using an SEZ SP304 single wafer spin processor configured for 300mm wafers. This system uses a Bernoulli chuck to hold the wafer. The etchant is supplied from an external chemical tank through a point-of-use heat exchanger and delivered to the wafer surface via a radial arm media dispenser. Figure 1 shows a representation of the process chamber configuration.


The Bernoulli chuck uses a nitrogen cushion to allow wafers to be processed on one side without contacting the other (non-processed) side. The chuck design permits a small amount of chemistry to dispense around the wafer bevel edge to clean a defined area on the non-processed side of the wafer. The chemistry can be run in a re-circulation or single pass modes.

Initially, etch rate and etch uniformity of 1000Å metal film stacks were determined using different chemical mixtures. The residual metal was inspected with an optical Nikon Olympus microscope and the undercut profile (under-bump metal layer) was measured using a LEO 1530 scanning electron microscope. Energy dispersive spectroscopy (EDX) was also used to confirm residual metal under the bump.

Etch uniformity is dependent on the process parameters and etch agent used. The initial etch rate and etch uniformity evaluations were performed on wafers of various metal layers. (Figure 2)


Successful under bump metal layer etching must be achieved without solder bump damage. This requires high etch selectivity between different layers. The exact nature of the chemical used in these experiments is confidential. However, it can be said that two chemicals must be used. SEZ spin processors can implement up to three chemical blends. One chemistry was used for etching the copper (Cu) and a second was used for the Ti, TiW or NiV/Ti layers. The processing is sequential and includes an intermediate deionised (DI) water rinse in order to avoid cross contamination of media.

It has also been shown to enhance the process performance. Figures 3 through 6 show the results of the implementation of the novel UBM process with excellent undercut control (less than 3µm) and without residual metal. Figure 3 shows an optical image of the wafer surface pre and post spin etch process. It appears visually that the Cu metal has been removed from the wafer surface without noticeable damage to the TiW film.


Similar results are observed in Figure 4 for a Ti/NiV/Cu stack. These images also highlight the within-wafer consistency and uniformity of the process. Respectively Figures 5 and 6 show SEM analysis results of the UBM structures for both Ti/NiV/Cu and TiW. The UBM etch profiles for both structures are minimal, with values below 2µm and 3µm, respectively. Representative EDX spectroscopy data are also shown for the TiW/Cu. The area examined appears to be metal-free to within the limits of detection.




Under bump metal layer wafers containing TiW/Cu, Ti/Cu or Ti/NiV/Cu can be successively wet etched under controlled chemical and process conditions afforded by an SEZ single wafer spin processor. The process allows for minimal undercut of less than 3µm and enhanced process controls relative to batch spray and bench systems while delivering comparable throughput. Optical and spectroscopic techniques confirm the removal of metallic residues while maintaining excellent undercut and within-wafer and wafer-to-wafer control.

Leo Archer, Ph.D. of SEZ AG, Villach, Austria and Shea Stickler of SEZ America, Phoenix, AZ, USA.

AngelTech Live III: Join us on 12 April 2021!

AngelTech Live III will be broadcast on 12 April 2021, 10am BST, rebroadcast on 14 April (10am CTT) and 16 April (10am PST) and will feature online versions of the market-leading physical events: CS International and PIC International PLUS a brand new Silicon Semiconductor International Track!

Thanks to the great diversity of the semiconductor industry, we are always chasing new markets and developing a range of exciting technologies.

2021 is no different. Over the last few months interest in deep-UV LEDs has rocketed, due to its capability to disinfect and sanitise areas and combat Covid-19. We shall consider a roadmap for this device, along with technologies for boosting its output.

We shall also look at microLEDs, a display with many wonderful attributes, identifying processes for handling the mass transfer of tiny emitters that hold the key to commercialisation of this technology.

We shall also discuss electrification of transportation, underpinned by wide bandgap power electronics and supported by blue lasers that are ideal for processing copper.

Additional areas we will cover include the development of GaN ICs, to improve the reach of power electronics; the great strides that have been made with gallium oxide; and a look at new materials, such as cubic GaN and AlScN.

Having attracted 1500 delegates over the last 2 online summits, the 3rd event promises to be even bigger and better – with 3 interactive sessions over 1 day and will once again prove to be a key event across the semiconductor and photonic integrated circuits calendar.

So make sure you sign up today and discover the latest cutting edge developments across the compound semiconductor and integrated photonics value chain.


New Plant To Manufacture Graphene Electronics
Siemens And ASE Enable Next-generation High Density Advanced Package Designs
Will Future Soldiers Be Made Of Semiconductor?
GOODFELLOW Confirms Membership In The BSI UK Graphene Group
Panasonic Microelectronics Web Seminar
Tescan And 3D-Micromac Collaborate To Increase The Efficiency Of Failure Analysis Workflows
AP&S Expands Management At Beginning Of 2021
EV Group Establishes State-of-the-art Customer Training Facility
Changes In The Management Board Of 3D-Micromac AG
TEL Introduces Episode UL As The Next Generation Etch Platform
SUSS MicroTec Opens New Production Facility In Taiwan
South Korean Point Engineering Chooses ClassOne’s Solstice S8 For Advanced Semiconductor Plating
U.S. Department Of Defense Partners With GLOBALFOUNDRIES To Manufacture Secure Chips At Fab 8
DISCO's Completion Of New Building At Nagano Works Chino Plant
Can New Advances In CMOS Replace SCMOS Sensors In Biomedical Applications?
Cadence Announces $5M Endowment To Advance Research
Imec Demonstrates 20nm Pitch Line/Space Resist Imaging With High-NA EUV Interference Lithography
Belgian Initiative For AI Lung Scan Analysis In Fight Against COVID-19 Goes European
K-Space Offers A New Accessory For Their In Situ Metrology Tools
Tower Semiconductor Announced Program Creating An Integrated-Laser-on-Silicon Photonics Foundry Process
ITRI And DuPont Inaugurate Semiconductor Materials Lab
Onto Innovation Announces New Inspection Platform
Obducat Receives Order For Fully Automated Resist Processing Tool From A Customer In Asia
ASML Reports €14.0 Billion Net Sales

Search the news archive

To close this popup you can press escape or click the close icon.
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.

Please subscribe me to:


You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in:
{taasPodcastNotification} Array
Live Event