+44 (0)24 7671 8970
More publications     •     Advertise with us     •     Contact us
*/
News Article

EVG and GenISys collaborate on advanced mask aligner lithography simulation for MEMS

News
EV Group (EVG) announced it has formed a collaborative product development partnership with GenISys for the development and marketing of a simulation platform for advanced mask aligner lithography processes.

EV Group (EVG) announced it has formed a collaborative product development partnership with GenISys for the development and marketing of a simulation platform for advanced mask aligner lithography processes. The first technological advance to come out of this partnership is GenISys Layout LAB, an easy-to-use simulation platform for mask aligner lithography.

As pioneers in the area of simulation of lithography for mask aligners, EV Group and GenISys are combining their experience and knowledge to create brand new software, which opens up very new opportunities for optimizing equipment, layout and processes, saving development time, cost and increasing the yield in manufacturing. Layout LAB will also be a good tool for process documentation, verification and trouble shooting the manufacturing process.

"Lithography is one of the critical process steps defining the final pattern of a device feature", said Alois Malzer, product manager of EV Group. "Differing from the sub-micron semiconductor manufacturing, MEMS processes are primarily based on conventional mask aligner exposure (proximity printing) because of low cost, high throughput and the ability to pattern thick resists. The MEMS industry with much shorter product cycles requires a lot of effort for setting up optimal process parameters. Traditionally those parameters such as mask design, resist type, film thickness, light source type/spectrum, exposure dose and proximity gap are optimized by a large number of costly experiments. Due to time and cost limitations optimal process parameters will often not be applied to production resulting in limited yield. Simulation enables optimizing the design and process in short time without "burning" wafers."

"Layout LAB lithography simulation software can significantly reduce the number of experiments and support the process engineer in getting better yield or troubleshooting", said Ulrich Hofmann, founder and general manager of GenISys. "Preliminary investigations with this 'virtual lab' allow the user to define the right starting point for potential experiments."

×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
×
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: