+44 (0)24 7671 8970
More publications     •     Advertise with us     •     Contact us
*/
News Article

Virage Logic named as TSMC’s 45-nanometer process partner

News
Virage Logic Corp. and TSMC have announced that TSMC has decided to work with Virage Logic as an early development IP partner at its 45-nanometer (nm) process technology node.
Virage Logic Corp. and TSMC have announced that TSMC has decided to work with Virage Logic as an early development IP partner at its 45-nanometer (nm) process technology node. Building on the companies' relationship that spans the 250nm to 65nm nodes, this agreement involves the development and silicon validation of Virage Logic's Area, Speed and Power (ASAP) Memory, Self-Test and Repair (STAR) Memory and ASAP Logic product families for TSMC's 45nm General Purpose and Low Power process technologies. The agreement also expands the companies' 65nm agreement (announced in May 2005) to include all 65nm process variants.To address the complexities associated with advanced process nodes, foundries and IP providers are working more closely together. This collaboration reduces design time and time to volume."TSMC recognises the value of Virage Logic's production proven embedded memory and standard cell IP provides to designers," said Kuo Wu, deputy director of design services marketing at TSMC. "We are working with early development partners at 45nm to enable customers with early access to silicon proven IP at this advanced process node."The TSMC and Virage Logic collaboration demonstrates how the foundry and IP company relationship can provide silicon proven IP on advanced process technologies to help customers in such market segments as consumer, communications, graphics, computers, and wireless handheld devices reach their design goals more quickly."TSMC's collaboration with Virage Logic as an early development partner at 45nm is a significant milestone," said Dan McCranie, president and chief executive officer of Virage Logic. "With this agreement, we look forward to continuing to provide our mutual customers with silicon proven IP at the advanced process nodes of 65- and 45-nanometer."
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
×
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: