+44 (0)24 7671 8970
More publications     •     Advertise with us     •     Contact us
*/
News Article

New design platform for low-power next-generation 45nm CMOS unveiled

News
STMicroelectronics has unveiled details of its 45nm(0.045-micron) CMOS design platform for next-generation System-on-Chip (SoC) product development for low-power, wireless and portable consumer applications.
STMicroelectronics has unveiled details of its 45nm(0.045-micron) CMOS design platform for next-generation System-on-Chip (SoC) product development for low-power, wireless and portable consumer applications.ST's low-power process option with multiple threshold transistors cuts the silicon area by half compared to designs implemented in 65nm technology. At the same time, the process improves speed by up to 20% or reduces leakage current by half while in operation, and, in retention mode, reduces leakage current by several orders of magnitude. This latter option will bring important benefits to designers of portable products, where battery life is a significant factor.The 45nm low-power CMOS platform has already been used to complete, or tape-out, the design of a highly integrated 45nm demonstrator SoC device. This chip design includes an advanced dual-core CPU system and associated memory hierarchy, featuring the sophisticated low-power techniques required at the 45nm process technology node to combine new levels of performance with very low power consumption. The new low-power design platform, which takes full advantage of the multiple features and modularity of 45nm process technology, was developed at the STMicroelectronics site in Crolles, near Grenoble, France, and verified at the 300mm wafer facility operated by the Crolles2 Alliance."Early access to low-power 45nm CMOS technology is crucial to industry-leading manufacturers in their development of new wireless and portable consumer products, especially for next-generation 3G and 4G handheld multimedia terminals," said Laurent Bosson, Executive Vice-President of Manufacturing and Technology R&D, STMicroelectronics. "The silicon developed using ST's low-power 45nm CMOS platform will enable applications to combine very high performance with low power consumption."
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
×
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: