+44 (0)24 7671 8970
More publications     •     Advertise with us     •     Contact us
 
Loading...
News Article

New in-house application laboratory at the AP&S headquarters

News

In 2016 AP&S International GmbH made significant investments in the expansion and modernization of its in-house laboratory. The size of the laboratory has almost tripled - originally 23 m³, now after the renovation it occupies an area of 66 m³. Since reopening in 2017 the new, modified laboratory, called Demo Center, welcomes customers from all over the world and offers them a variety of single wafer process demonstrations.

The purchase of a wet process application is a significant decision, in which many important aspects and complex contexts have to be considered. AP&S sees it as a mission to support customers efficient-ly during the decision making process to ensure they receive the perfect wet process solution, that meets their specific requirements. This happens in the Demo Center, where customers can test the wet process application, in which they are interested in and get all crucial information such as a com-prehensive test report containing complete parameters of the process set-up, a recommendation for the process recipe due to test results and further important system configuration details.

The Demo Center plays a significant role not only before the booking, but also during the production of the ordered application. Prior to the tool delivery, the Demo Center prepares all relevant steps for a quick tool commissioning and optimal production start-up. The range of services includes an in-house process evaluation with a definition of process parameters, a calculation of the throughput and chemi-cal consumption as well as trainings for customer's staff.

Available process demonstrations in the Demo Center are: advanced metal lift-off, metal etching, mask cleaning, photoresist development and strip as well as various cleaning processes. The following wafer sizes can be handled: Diameter (round substrates) up to 300 mm; Side length (square sub-strates) up to 9"; Thickness up to 10 mm. Possible chuck variations are low contact chucks, various vac-uum chucks as well as back- or frontside protection chucks. Different wafer materials with various thicknesses can be processed like Si, SiC, GaN, GaAg, Sapphire, Glass, etc. as well as Taiko wafers "“ other materials and substrate types are possible.

5G chipset market worth $92.billion in 2030
KYZEN to showcase Multi-Process Power Module Cleaner
Fractilia has introduced FAME OPC for improved OPC modeling
Critical Manufacturing and RoviSys expand strategic alliance
Mouser Electronics and Analog Devices publish Collaborative eBooks
Infineon introduces Product Carbon Footprint data for customers
Alphawave Semi collaborates with Arm
VIS and NXP to establish fab JV
Infineon drives decarbonisation and digitalisation
The future of flexible technology?
CEA-Leti reports three-layer integration breakthrough
Nidec Advance Technology signs agreement with Synergie Cad Group
Flip-chip die bonder promises speed improvement
Raspberry Pi selects Hailo to enable advanced AI capabilities
Gartner forecasts worldwide AI chips revenue to grow 33% in 2024
Imec demonstrates die-to-wafer hybrid bonding with a Cu interconnect pad pitch of 2µm
Doubling throughput of layer transfer technology
Accelerating lab to fab
Advanced packaging in the spotlight
ASML and imec open joint High NA EUV Lithography Lab
TRI to drive AI innovation, working with NVIDIA
AlixLabs receives 2,5 MSEK grant for green semiconductor production
Applied Research Initiative advances Arizona’s semiconductor ecosystem
ERS electronic releases fully automatic Luminex machines with PhotoThermal debonding and wafer cleaning capability
Photonic Integrated Circuits benefit from AI data centre demand
SIA applauds CHIPS Act incentives for Polar Semiconductor
Mobix Labs completes RaGE Systems acquisition
ROHM and Nanjing SemiDrive Technology jointly develop reference design
PCIM Europe 2024: Extensive program provides new highlights
Emerson continues to invest in NI Test & Measurement products
Infineon reveals roadmap for energy-efficient power supply units in AI data centres
£3m grant for Glasgow chip research
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
×
  • 1st January 1970
  • 1st January 1970
  • 1st January 1970
  • 1st January 1970
  • 1st January 1970
  • 1st January 1970
  • 1st January 1970
  • 1st January 1970
  • View all news 22645 more articles
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: