Loading...
News Article

Collaboration to produce cutting-edge AI accelerator chips

News

Samsung Electronics will provide turnkey semiconductor solutions using the 2-nanometer (nm) foundry process and the advanced 2.5D packaging technology Interposer-Cube S (I-Cube S) to Preferred Networks, a leading Japanese AI company.

By leveraging Samsung’s leading-edge foundry and advanced packaging products, Preferred Networks aims to develop powerful AI accelerators that meet the ever-growing demand for computing power driven by generative AI.

Since starting mass production of the industry’s first 3nm process node applying Gate-All-Around (GAA) transistor architecture, Samsung has strengthened its GAA technology leadership by successfully winning orders for the 2nm process with further upgrades in performance and power efficiency.

The cooperation with Preferred Networks marks the first achievement for Japanese companies in the field of large-sized heterogeneous integrated package technologies and Samsung plans to accelerate its leading global advanced package market offensive.

The 2.5D Advanced Package I-Cube S technology included in the turnkey solutions, is a heterogeneous integration package technology, with multiple chips in one package to enhance inter-connection speed and reduce package size. The use of the silicon interposer (Si-interposer) is crucial in achieving ultra-fine redistribution layer (RDL) and stabilizing power integrity for optimal semiconductor performance. GAONCHIPS, a specialized system semiconductor development company, designed the chip.

“We are excited to lead in AI accelerator technology with Samsung Electronics’ 2nm GAA process. This solution will significantly support Preferred Networks’ ongoing efforts to build highly energy-efficient, high-performance computing hardware that meets the ever-growing computing demands from generative AI technologies, especially large language models.,” said Junichiro Makino, VP and Chief Technology Officer (CTO) of Computing Architecture at Preferred Networks.

“This order is pivotal as it validates Samsung’s 2nm GAA process technology and Advanced Package technology as an ideal solution for next-generation AI accelerators,” said Taejoong Song, Corporate VP and the head of Foundry Business Development Team at Samsung Electronics. “We are committed to closely collaborating with our customers ensuring that the high performance and low power characteristics of our products are fully realized.”

Preferred Networks, headquartered in Tokyo, develops advanced software and hardware technologies by vertically integrating the AI value chain from chips to supercomputers and generative AI foundation models. It provides solutions and products for various industries such as manufacturing, transportation, healthcare, entertainment and education. The company is one of the major players in the global AI market, achieving first place three times in the past five years on the Green5002 list of supercomputers.

Based on this collaboration, Samsung and Preferred Networks plan to showcase groundbreaking AI chiplet solutions for the next-generation data center and generative AI computing market in the future.

Silicon photonics: accelerating growth in the race for high-speed optical interconnects
CCD-in-CMOS technology enables ultra-fast burst mode imaging
2025 6G A look forward
Critical Manufacturing climbs Deloitte’s Technology Fast 50
Semiconductors: The most important thing you probably know the least about
Imec and partners unveil SWIR sensor with lead-free quantum dot photodiodes
Lattice introduces small and mid-range FPGA offerings
SEMI and SMT inspection solutions at NEPCON Japan 2025
Nordic Semiconductor and Kigen demonstrate Remote SIM Provisioning for Massive IoT
Spirent collaborates with Siemens
Quobly forges strategic collaboration with STMicroelectronics
New standards in pressure measurement systems for the semiconductor industry
IBM delivers optics breakthrough
Semiconductor equipment sales to reach $139 Billion in 2026
Marvell introduces 1.6 Tbps LPO Chipset
ACM research strengthens Atomic Layer Deposition portfolio
CEA-Leti demonstrates embedded FeRAM platform compatible with 22nm FD-SOI node
Lattice introduces small and mid-range FPGA offerings
Solace unlocks full potential of event-driven integration
Advantest to showcase latest test solutions at SEMICON Japan 2024
CEA-Leti device integrates light sensing and modulation
Nordic launches Thingy:91 X prototyping platform for cellular IoT and Wi-Fi locationing
Imec achieves seamless InP Chiplet integration on 300mm RF Silicon Interposer
High-precision SMU
Powering India’s energy future
China’s Nvidia probe puts global investors ‘on notice’
POET Technologies appoints new director
Imec demonstrates core building blocks of a scalable, CMOS-fab compatible superconducting digital technology
Imec proposes double-row CFET for the A7 technology node
ULVAC launches new deposition system
Beebolt and SEMI Announce Strategic Partnership to Drive Supplier Resilience and Agility
esmo group introduces Automated Final Test Manipulator
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
x
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: