Loading...
News Article

AEM introduces new generation of Automated Burn-In Systems

News

AEM has launched a new burn-in capability for its high-parallel test platform, AMPS.

The new variant, named AMPS-BI, is a high-power, high-throughput, fully automated burn-in system featuring patented advanced multi-zone Intelligent Thermal Control. AMPS-BI is designed to efficiently perform accelerated high voltage stress testing on advanced semiconductor devices such as AI processors and high-performance computing units.

High voltage stress testing is critical to ensure the reliability of AI chips and other semiconductor devices. It exposes devices under test to extended periods of operation under stressful conditions to detect potential failures or defects before reaching the end consumer. As AI processors and high-performance compute devices are manufactured with leading-edge process technology nodes and advanced heterogeneous packages with chiplets, the overall cost of test to provide the highest quality of the final package is increasing significantly. AMPS-BI leverages AEM's decades of experience in automation, thermal management, and application-specific test instruments to offer customers a scalable solution that reduces test times while increasing overall test coverage, delivering a cost-of-test advantage for its users.

AEM's AMPS-BI delivers:

• Fully automated modular system - Capable of simultaneous high voltage stress testing of hundreds of devices in parallel

• Patented Multi-zone Intelligent Thermal Control (ITC). Scalable to >2KW per device, with precision control for thermal stability during test

• Application-specific test instruments - Optimized for customer requirements to ensure optimal yield

• Individual device test control and instrumentation allow for asynchronous operation, pattern changing on the fly, and high system utilization

• Support for device-specific change kits and consumables, including burn-in boards and sockets

• Support for advanced package formats, scalable beyond 100mm x 100mm package sizes

• Upgradable for System Level Test, tri-temperature, and higher throughput

• Fully supports JEDEC-based I/O with full Factory 4.0 automation support

"As pioneers in the industry in providing cost-effective, highly parallel, modular automated test and handling solutions and with over a thousand systems installed worldwide for Burn-In and System Level Test, we are committed to delivering innovation and excellence to semiconductor testing," said Amy Leong, Chief Executive Officer of AEM. "I am incredibly proud of our team for developing this new generation of Burn-In (BI) systems, which will significantly help AI chip designers, foundries, and OSAT customers accelerate their roadmaps."

Earlier this year, AEM announced that its burn-in test system has been selected as the Plan-of-Record solution by a major fabless provider of high-performance compute (HPC) and artificial intelligence (AI) semiconductor chips.

AEM's Test 2.0 paradigm is at the forefront of test solutions for next-generation advanced logic devices, including high-performance compute and AI. AEM leads the industry in Active Thermal Control, Advanced Factory Automation, and Test Instrumentation.

Silicon photonics: accelerating growth in the race for high-speed optical interconnects
CCD-in-CMOS technology enables ultra-fast burst mode imaging
2025 6G A look forward
Critical Manufacturing climbs Deloitte’s Technology Fast 50
Semiconductors: The most important thing you probably know the least about
Imec and partners unveil SWIR sensor with lead-free quantum dot photodiodes
Lattice introduces small and mid-range FPGA offerings
SEMI and SMT inspection solutions at NEPCON Japan 2025
Nordic Semiconductor and Kigen demonstrate Remote SIM Provisioning for Massive IoT
Spirent collaborates with Siemens
Quobly forges strategic collaboration with STMicroelectronics
New standards in pressure measurement systems for the semiconductor industry
IBM delivers optics breakthrough
Semiconductor equipment sales to reach $139 Billion in 2026
Marvell introduces 1.6 Tbps LPO Chipset
ACM research strengthens Atomic Layer Deposition portfolio
CEA-Leti demonstrates embedded FeRAM platform compatible with 22nm FD-SOI node
Lattice introduces small and mid-range FPGA offerings
Solace unlocks full potential of event-driven integration
Advantest to showcase latest test solutions at SEMICON Japan 2024
CEA-Leti device integrates light sensing and modulation
Nordic launches Thingy:91 X prototyping platform for cellular IoT and Wi-Fi locationing
Imec achieves seamless InP Chiplet integration on 300mm RF Silicon Interposer
High-precision SMU
Powering India’s energy future
China’s Nvidia probe puts global investors ‘on notice’
POET Technologies appoints new director
Imec demonstrates core building blocks of a scalable, CMOS-fab compatible superconducting digital technology
Imec proposes double-row CFET for the A7 technology node
ULVAC launches new deposition system
Beebolt and SEMI Announce Strategic Partnership to Drive Supplier Resilience and Agility
esmo group introduces Automated Final Test Manipulator
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
x
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: