+44 (0)24 7671 8970
More publications     •     Advertise with us     •     Contact us
 
Loading...
News Article

Wafer bonding solutions for heterogeneous integration and wafer-level packaging

News

EVG ComBond® automated high-vacuum wafer bonding system

EV Group (EVG), a supplier of wafer bonding and lithography equipment for the MEMS, nanotechnology and semiconductor markets, has announced that new developments in heterogeneous integration and wafer-level packaging enabled by its advanced wafer bonding solutions will be highlighted in several papers being presented at the 2019 IEEE 69th Electronic Components and Technology Conference (ECTC), to be held May 28-31 in Las Vegas.


"Optimization of a BEOL Aluminum Deposition Process Enabling Wafer Level Al-Al Thermo-Compression Bonding" (Session 5 - Wednesday, May 29, 10:25am)
This joint paper by EVG, IHP - Innovations for High Performance Microelectronics, and Sabanci University, describes a wafer-level aluminum-aluminum (Al-Al) thermo-compression bonding process used in combination with an optimized Al sputter-deposition process. Surface treatment and subsequent bonding are both performed in a high vacuum cluster via the EVG ComBond® automated high-vacuum bonding system, which provides oxide-free direct bonding of "anything on anything".


• "Al-Al Direct Bonding with Sub-μm Alignment Accuracy for Millimeter Wave SiGe BiCMOS Wafer Level Packaging and Heterogeneous Integration" (Session 20 - Thursday, May 30, 4:45pm)
This joint paper by EVG, IHP - Innovations for High Performance Microelectronics, and Sabanci University, examines the use of the EVG ComBond system to enable Al-Al direct bonding with high alignment accuracy and reduced process temperatures to enable low-cost, fine-pitch wafer-to-wafer interconnections supporting high-performance mm-wave SiGe BiCMOS wafer-level packaging.
• "Ultra-thin QFN-Like 3D Package with 3D Integrated Passive Devices"
(Interactive Poster Session - Wednesday, May 29, 9:00 - 11:00am and 2:00 - 4:00pm)
This interactive joint poster paper by EVG, 3DiS Technologies, Besi, and NXP Semiconductors, describes the development of a novel ultra-thin, substrate-less package that integrates ultra-thin 3D stacked dies and compact 3D inductive devices inside. The work involves the use of EVG's laser debonding solution, which combines a solid-state UV laser and proprietary beam-shaping optics to enable optimized, force-free debonding.


EVG's wafer bonding, lithography and metrology solutions enable the development and high-volume manufacturing of technology innovations in advanced packaging -- including backside illuminated CMOS image sensors and other 3D-IC stacked devices -- as well as in MEMS and compound semiconductors, such as silicon photonics and engineered substrates. Recent breakthroughs in laser debonding for Fan-out Wafer Level Packaging (FO-WLP), wafer bond alignment technology to address future 3D-IC packaging requirements, fusion bonding for front-end-of-line layer transfer processes, and nanoimprint lithography (NIL) to support wafer-level optics (WLO) manufacturing, are just a few examples of EVG's technology leadership in heterogeneous integration and wafer-level packaging.

ECTC attendees interested in learning more about EVG and its suite of wafer bonding, lithography and metrology solutions for heterogeneous integration and wafer-level packaging are invited to visit EVG at booth #409 on May 28-31 at The Cosmopolitan of Las Vegas.

Biden-Harris Administration unveils preliminary terms with GlobalWafers
UK-India Technology Security Initiative launches in New Delhi
Chiplets increase performance and lower cost
Physik Instrumente opens Technology Hub in Southwest Germany
42 Technology partners with INFICON
Imec achieves record-low charge noise for Si MOS quantum dots
Infineon and Amkor sign MoU
Lattice extends Small FPGA portfolio
Nearfield Instruments secures €135 million in funding round
Experts urge EU to increase investment in photonics or risk falling behind China
Reality AI Explorer Tier offers free AI/ML development access
AEM introduces new generation of Automated Burn-In Systems
NPUs are emerging as the main rival to Nvidia’s AI dominance, says DAI Magister
Camtek receives a $20M order from a Tier-1 OSAT
Free samples of every STMicroelectronics NPI IC available from Anglia
NY CREATES and SEMI sign MoU
Major government investment to 'propel' Canada
QuickLogic announces $5.26 million contract award
ASNA and Athinia collaborate
Global sales forecast to reach record $109 billion in 2024
AMD to acquire Silo AI
Nanotronics unveils 'groundbreaking' Gen V AI Model
Aitomatic unveils SemiKong
Biden-Harris Administration reveals first CHIPS for America R&D facilities and selection processes
Collaboration to produce cutting-edge AI accelerator chips
Oxford Ionics breaks global quantum performance records
Adeia wins ECTC Award for paper on “Fine Pitch Die-to-Wafer Hybrid Bonding”
AEM introduces new generation of Automated Burn-In Systems
Sydney council forges vital semiconductor agreement
EV Group's EVG880 LayerRelease wins 2024 Best of West
Biden-Harris Administration to invest up to $1.6 billion
Cyient sets up subsidiary for semiconductor business
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
×
  • 1st January 1970
  • 1st January 1970
  • 1st January 1970
  • 1st January 1970
  • 1st January 1970
  • 1st January 1970
  • 1st January 1970
  • 1st January 1970
  • View all news 22645 more articles
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: