Loading...
News Article

Siemens and ASE enable next-generation high density advanced package designs

News

Siemens Digital Industries Software has announced that its collaboration with Advanced Semiconductor Engineering, Inc. (ASE) has generated two new enablement solutions engineered to help mutual customers create and evaluate multiple complex integrated circuit (IC) package assemblies and interconnect scenarios in an easy-to-use, data-robust graphical environment prior to and during physical design implementation.

The new high-density advanced packaging (HDAP) enablement solutions stem from ASE’s participation in the Siemens OSAT Alliance – a program designed to drive faster adoption of new HDAP technologies like 2.5D, 3D IC and Fan-Out wafer-level packaging (FOWLP) for next-generation IC designs. ASE is a leading provider of independent semiconductor assembling and test manufacturing services.

ASE’s latest achievements as part of the OSAT Alliance include an assembly design kit (ADK) that helps customers using ASE’s Fan Out Chip on Substrate (FOCoS) and 2.5D Middle End of Line (MEOL) technologies to fully leverage the Siemens HDAP design flow. ASE and Siemens have also agreed to extend their partnership to include the future creation of a single design platform from FOWLP to 2.5D substrate design. All of these joint initiatives leverage Siemens’ Xpedition™ Substrate Integrator software and Calibre® 3DSTACK platform.

“By adopting the Siemens Xpedition Substrate Integrator and Calibre 3DSTACK technologies, and through integration with the current ASE design flow, we can now leverage this mutually developed flow to significantly reduce 2.5D/3D IC and FOCoS package assembly planning and verification cycle times by about 30 to 50 percent in each design iteration,” said Dr. C.P. Hung, vice president, ASE Group. “Through the comprehensive design flow, we can now more quickly and easily co-design with our customers for 2.5D/3D IC and FOCoS design and close any physical verification issues for their entire wafer package assembly.”

The OSAT Alliance program helps promote the adoption, implementation, and growth of HDAP throughout the semiconductor ecosystem and design chain, enabling system and fabless semiconductor companies to have a friction-free path to emerging packaging technologies. The alliance helps enable mutual customers to fully leverage the Siemens HDAP flow and quickly bring to market innovations for internet of things (IoT), automotive, 5G network, artificial intelligence (AI) and other fast-growing IC applications.

“We are pleased that ASE continues to develop highly innovative IC packaging solutions as part of our OSAT Alliance,” said AJ Incorvaia, senior vice president and general manager, Electronic Board Systems Division, Siemens Digital Industries Software. “In doing so, and by providing a fully validated ADK for ASE’s leading-edge FOCoS and 2.5D MEOL technologies, we expect to enable customers to more easily transition from classic chip designs to 2.5D, 3D IC, and Fan-Out solutions.”

For more information about the OSAT Alliance program, please visit https://www.mentor.com/pcb/ic-packaging/osat-alliance.


Beebolt and SEMI Announce Strategic Partnership to Drive Supplier Resilience and Agility
esmo group introduces Automated Final Test Manipulator
X-FAB releases Embedded Flash solution
Gelsinger retires from Intel
Infineon wins German Sustainability Award 2025
The 2024 GSA Award nominees revealed
JX Advanced Metals USA opens in Mesa, Arizona
BAE Systems and Rocket Lab receive CHIPS awards
Renesas extends line-up for Industrial Ethernet and Multi-Axis Motor Control
POET expands capacity to meet AI infrastructure demand
Enabling AI at 'no additional cost'
Scintil Photonics names Matt Crowley as CEO
Chiplets: revolutionising semiconductor design and manufacturing
SMU optimised for testing emerging nano/2D semiconductor devices
Complete Memory Interface Chipset solutions for second-generation DDR5 Server MRDIMMs
Ansys accelerates CFD simulation by 110x
Taichung Zero Waste Manufacturing Center launches
Semiconductor Metrology and Inspection to reach USD 13.3 billion
Malta launches Semiconductor Competence Centre
ASP Isotopes completes Silicon-28 enrichment facility
CD laboratory at TU Graz researches new semiconductor materials
Biden-Harris Administration reveals CHIPS Incentives Award with Intel
Tower Semiconductor releases 300mm silicon photonics process
3D Semiconductor Packaging market to achieve USD 57.19 bn by 2034
Toshiba releases high-speed photorelay for semiconductor testers
Advantest introduces Advanced Power Multiplexer for V93000 EXA Scale Test Platform
Flash in space
AlixLabs awarded 345,000€
Keysight introduces Electronic Design Automation Software Suite
Q.ANT launches commercial photonic processor
Keysight enables Samsung Electronics
RED Semiconductor chosen for Silicon Catalyst Semiconductor Incubator
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
x
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: