Loading...
News Article

Accelerating Ai innovation

News

ASE VIPack FOCoS-Bridge integrates multiple ASICs and silicon bridges.

Advanced Semiconductor Engineering has introduced its latest Fan-Out-Chip-on-Substrate-Bridge (FOCoS-Bridge) technology breakthrough, achieved through qualifying a large 70mm x 78mm package that incorporates two ASICs and eight High Bandwidth Memory (HBM) devices connected through eight silicon bridges. This large package features two identical 47mm x 31mm FOCoS-Bridge fan-out structures integrated side-by-side, with each comprising an ASIC with four HBMs and four silicon bridges, effectively integrating nine components in each 47mm x 31mm fan-out package, which is almost 2X the silicon reticle size. Positioned under the ASE VIPack™ platform, this FOCoS-Bridge technology is designed to be highly scalable, enabling seamless integration into complex chip architectures while delivering high density die-to-die (D2D) connections, high input/output (I/O) counts, and high-speed signal transmission for evolving Artificial Intelligence (AI) and High-Performance Compute (HPC) requirements.

FOCoS-Bridge technology addresses the increasing demand for higher bandwidth and faster data transfer rates in AI and HPC applications. It leverages the advantages of highly integrated fan-out structures to overcome the limitations of traditional electrical interconnects, and enables high-speed, low-latency, and energy-efficient data communication between processors, accelerators, and memory modules. FOCoS-Bridge establishes the foundation for embedding passives and active chips in the fan-out package and provides options of decoupling capacitor integration for power delivery optimization and active dies for interconnection between to certain functions, such as memory, I/O, and more.

ASE’s FOCoS-Bridge features ultra-high density D2D interconnection with submicron L/S, enabling high bandwidth at low latency for chiplet integration. The use of a silicon bridge die enables a die edge linear density (wire/mm/layer) that is nearly 200x higher than the traditional organic flip chip package. In addition, FOCoS-Bridge enables broad D2D interconnects for both serial and parallel interfaces and associated standards such as XSR, BOW, OpenHBI, AIB, and UCIe.

AI has penetrated nearly all industries and scientific disciplines, from autonomous vehicles to medical diagnostics. The convergence of AI and HPC is having a strong impact on the semiconductor industry, fueling demand for innovative packaging solutions. HPC and server SoCs are approaching maximum reticle sizes and in some cases also require high bandwidth memory integration, which can be enabled by FOCOS-Bridge technology. Furthermore, FOCoS-Bridge technology helps enable more efficient utilization of computing resources, accelerates data-intensive workloads, and contributes to the advancement of AI algorithms, deep learning, scientific simulations, and other computationally demanding tasks.

“FOCoS-Bridge technology is vital for the chiplets era, at a time when industry roadmaps seek novel integration techniques that provide similar electrical signal, and power integrity performance to silicon interposer solutions, but at a lower cost and without reticle size constraints,” said Vikas Gupta, Director of Engineering & Technical Marketing, ASE.

“The breakthrough in FOCoS-Bridge technology pushes the boundaries of AI and HPC by addressing critical challenges related to data communication, performance, and power consumption,” added Dr. C.P. Hung, Vice President of R&D, ASE. “With AI and HPC poised to improve the way we live, work, play, and communicate, we are excited that FOCoS-Bridge and our advanced packaging innovation is playing a key enabling role.”

“ASE is passionate about creating integration technologies that enable our customers to achieve the HBM and high density chiplet integration required to bring their bleeding-edge applications to market,” commented Yin Chang, ASE’s Senior Vice President of Sales & Marketing. “Our creativity continues to deliver transformative solutions such as FOCoS-Bridge, which not only strengthens our VIPack portfolio but also opens up new possibilities for innovation and development in AI, empowering our customers to overcome tough technical challenges and achieve new levels of performance, scalability, and energy efficiency.”

ASE’s FOCoS-Bridge technologies feature within VIPack™, a scalable platform that is expanding in alignment with industry roadmaps.

Silicon photonics: accelerating growth in the race for high-speed optical interconnects
CCD-in-CMOS technology enables ultra-fast burst mode imaging
2025 6G A look forward
Critical Manufacturing climbs Deloitte’s Technology Fast 50
Semiconductors: The most important thing you probably know the least about
Imec and partners unveil SWIR sensor with lead-free quantum dot photodiodes
Lattice introduces small and mid-range FPGA offerings
SEMI and SMT inspection solutions at NEPCON Japan 2025
Nordic Semiconductor and Kigen demonstrate Remote SIM Provisioning for Massive IoT
Spirent collaborates with Siemens
Quobly forges strategic collaboration with STMicroelectronics
New standards in pressure measurement systems for the semiconductor industry
IBM delivers optics breakthrough
Semiconductor equipment sales to reach $139 Billion in 2026
Marvell introduces 1.6 Tbps LPO Chipset
ACM research strengthens Atomic Layer Deposition portfolio
CEA-Leti demonstrates embedded FeRAM platform compatible with 22nm FD-SOI node
Lattice introduces small and mid-range FPGA offerings
Solace unlocks full potential of event-driven integration
Advantest to showcase latest test solutions at SEMICON Japan 2024
CEA-Leti device integrates light sensing and modulation
Nordic launches Thingy:91 X prototyping platform for cellular IoT and Wi-Fi locationing
Imec achieves seamless InP Chiplet integration on 300mm RF Silicon Interposer
High-precision SMU
Powering India’s energy future
China’s Nvidia probe puts global investors ‘on notice’
POET Technologies appoints new director
Imec demonstrates core building blocks of a scalable, CMOS-fab compatible superconducting digital technology
Imec proposes double-row CFET for the A7 technology node
ULVAC launches new deposition system
Beebolt and SEMI Announce Strategic Partnership to Drive Supplier Resilience and Agility
esmo group introduces Automated Final Test Manipulator
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
x
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: