Loading...
News Article

Marvell introduces 1.6 Tbps LPO Chipset

News

Marvell Technology has introduced a 200G per lane optimized transimpedance amplifier (TIA) and laser driver chipset, enabling 800 Gbps and 1.6 Tbps linear-drive pluggable optics (LPO).

Designed to address next-generation short-reach, scale-up compute fabric connectivity requirements, LPO modules enabled by the chipset overcome the reach limitations of passive, DAC cable interconnects. The LPO chipset expands the industry-leading interconnect portfolio from Marvell, which includes PAM4 optical DSPs, coherent DSPs, data center interconnects, Alaska® A active electrical cable (AEC) DSPs and Alaska P PCIe retimers, delivering an optimized optical solution for short-reach compute fabric connections, delivering an optimized optical solution for short-reach compute fabric connections.


As artificial intelligence (AI) technologies advance, the demand for higher-bandwidth interconnects in data center networks is accelerating rapidly. This is particularly evident in compute fabric networks, which connect XPUs within and across racks. The next generation of XPU compute fabric networks will transition to data rates of 200 Gbps per lane, where passive DACs fall short of meeting speed and distance requirements.


To address this, cloud data centers will transition to a new type of interconnect that meets their specific requirements. Marvell introduced Alaska A for customers looking to extend copper capabilities using AECs, while others can leverage specialized LPO modules featuring the Marvell TIA and driver chipset. Designed for short and predictable host channels, these LPO modules enable longer reach, higher bandwidth and improved performance compared to copper interconnects.


“Marvell 1.6 Tbps LPO TIA and laser driver chipset is designed to address the growing demand for short-reach, high-bandwidth interconnect solutions, where passive copper cables are hitting a wall,” said Xi Wang, vice president of product marketing for Optical Connectivity at Marvell. “As AI-driven data centers continue to scale, optimizing interconnect solutions across each layer of the network is becoming increasingly critical. The new LPO chipset complements and expands our industry-leading 1.6 Tbps connectivity portfolio, to address the growing spectrum of interconnects that cloud operators are seeking to optimize.”


“LPO has been a technology in search of the right solution. By optimizing chipsets for short, inside-the-rack connections, Marvell brings clarity and focus to LPO, delivering it in a more compelling and scalable manner,” said Alan Weckel, co-founder of 650 Group. “Marvell’s innovative approach to achieving performance gains helps drive better AI cluster TCO and highlights the industry’s direction in optimizing networking links.”


The 1.6 Tbps LPO chipset, one of the latest additions to the Marvell interconnect portfolio, is optimized for specific use cases to help data centers maximize infrastructure utilization and performance while reducing overall cost and power per bit. This extensive portfolio spanning optical and copper interconnects includes Ara, the industry’s first 3nm PAM4 interconnect platform; Aquila, the industry’s first O-band-optimized coherent-lite DSP platform; Nova family of PAM4 DSPs featuring 200 Gbps electrical and optical interfaces; and Alaska A PAM4 DSP for active electrical cables.


LPO Chipset Key Features


TIA provides best-in-class linearity, power and BER for AI applications.

Laser driver to improve module performance margin while reducing overall transceiver module design complexity, power consumption, and TCO.

TIA and laser driver chipset provide adjustable equalization to compensate for channel loss.

Marvell introduces 1.6 Tbps LPO Chipset
ACM research strengthens Atomic Layer Deposition portfolio
CEA-Leti demonstrates embedded FeRAM platform compatible with 22nm FD-SOI node
Lattice introduces small and mid-range FPGA offerings
Solace unlocks full potential of event-driven integration
Advantest to showcase latest test solutions at SEMICON Japan 2024
CEA-Leti device integrates light sensing and modulation
Nordic launches Thingy:91 X prototyping platform for cellular IoT and Wi-Fi locationing
Imec achieves seamless InP Chiplet integration on 300mm RF Silicon Interposer
High-precision SMU
Powering India’s energy future
China’s Nvidia probe puts global investors ‘on notice’
POET Technologies appoints new director
Imec demonstrates core building blocks of a scalable, CMOS-fab compatible superconducting digital technology
Imec proposes double-row CFET for the A7 technology node
ULVAC launches new deposition system
Beebolt and SEMI Announce Strategic Partnership to Drive Supplier Resilience and Agility
esmo group introduces Automated Final Test Manipulator
X-FAB releases Embedded Flash solution
Gelsinger retires from Intel
Infineon wins German Sustainability Award 2025
The 2024 GSA Award nominees revealed
JX Advanced Metals USA opens in Mesa, Arizona
BAE Systems and Rocket Lab receive CHIPS awards
Renesas extends line-up for Industrial Ethernet and Multi-Axis Motor Control
POET expands capacity to meet AI infrastructure demand
Enabling AI at 'no additional cost'
Scintil Photonics names Matt Crowley as CEO
Chiplets: revolutionising semiconductor design and manufacturing
SMU optimised for testing emerging nano/2D semiconductor devices
Complete Memory Interface Chipset solutions for second-generation DDR5 Server MRDIMMs
Ansys accelerates CFD simulation by 110x
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
x
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: