Loading...
News Article

Spirent collaborates with Siemens

News

Joint solution fast-tracks Ethernet chipset design and development.

Spirent Communications is working with Siemens Digital Industries Software to deliver a sophisticated pre-silicon test solution for Ethernet chipset design verification. The joint networking system-on-chip (SoC) verification solution aims to reduce complexity and accelerate the silicon development lifecycle, paving the way for faster Ethernet chip development tailored for uses such as data center AI networking, and service provider core and edge.



In response to the growing demands for high-speed Ethernet solutions, Siemens and Spirent have integrated Spirent TestCenter Virtual into Siemens’ Virtual Ethernet test software for Veloce™ software. The solution brings comprehensive real-world Ethernet traffic generation and result analysis capabilities, traditionally only available in post-silicon validation, to the pre-silicon verification process. Benefits include reduced testing complexity and accelerated Ethernet chipset design and development.



“We’re excited to work with Siemens to bridge the gap between pre- and post-silicon validation, providing customers with an integrated, end-to-end solution,” said Aniket Khosla, Spirent’s vice president of Wireline Product Management. “Siemens is an innovator in hardware-assisted verification, and this latest collaboration offers cutting-edge IC design verification tools that empower customers to address critical issues early in the design process, accelerating time to market. This joint solution simplifies Ethernet chipset design and testing, reduces development time, and ensures new products meet expected performance standards.”



“The ever-demanding networking market has driven significant innovation in the virtualization of hardware emulation,” said Jean-Marie Brunet, vice president and general manager, Hardware-Assisted Verification, Siemens Digital Industries Software. “The certification of Veloce software for Spirent TestCenter Virtual is based on a long-term collaboration delivering high performance system-level test solutions for bleeding edge networking customers.”



The new integration leverages the Veloce emulator’s high-performance co-model channel bandwidth and scalability to enable deterministic full-system verification with Spirent TestCenter Virtual. The integration accelerates lab-based validation infrastructure for mutual Ethernet networking customers, transitioning it to a high-performance pre-silicon testing environment on Siemens’ Veloce platform.



Highlights of the joint solution include:



Accelerated Time-to-Market: By identifying issues early in the design cycle, the solution accelerates the entire silicon development process, helping to reduce risks and expediting product launches.


Scalability and Flexibility: Capable of emulating speeds from 1G to 800G, port counts up to 1024, the virtual solution supports dynamic traffic patterns and advanced result analysis. And with this virtual solution, new features can be added quickly to enable new use cases as needed.


Cost-Effective Testing: Early-stage testing reduces the need for costly hardware upgrades and complex deployments, delivering a cost-effective alternative for chipset development.

Silicon photonics: accelerating growth in the race for high-speed optical interconnects
CCD-in-CMOS technology enables ultra-fast burst mode imaging
2025 6G A look forward
Critical Manufacturing climbs Deloitte’s Technology Fast 50
Semiconductors: The most important thing you probably know the least about
Imec and partners unveil SWIR sensor with lead-free quantum dot photodiodes
Lattice introduces small and mid-range FPGA offerings
SEMI and SMT inspection solutions at NEPCON Japan 2025
Nordic Semiconductor and Kigen demonstrate Remote SIM Provisioning for Massive IoT
Spirent collaborates with Siemens
Quobly forges strategic collaboration with STMicroelectronics
New standards in pressure measurement systems for the semiconductor industry
IBM delivers optics breakthrough
Semiconductor equipment sales to reach $139 Billion in 2026
Marvell introduces 1.6 Tbps LPO Chipset
ACM research strengthens Atomic Layer Deposition portfolio
CEA-Leti demonstrates embedded FeRAM platform compatible with 22nm FD-SOI node
Lattice introduces small and mid-range FPGA offerings
Solace unlocks full potential of event-driven integration
Advantest to showcase latest test solutions at SEMICON Japan 2024
CEA-Leti device integrates light sensing and modulation
Nordic launches Thingy:91 X prototyping platform for cellular IoT and Wi-Fi locationing
Imec achieves seamless InP Chiplet integration on 300mm RF Silicon Interposer
High-precision SMU
Powering India’s energy future
China’s Nvidia probe puts global investors ‘on notice’
POET Technologies appoints new director
Imec demonstrates core building blocks of a scalable, CMOS-fab compatible superconducting digital technology
Imec proposes double-row CFET for the A7 technology node
ULVAC launches new deposition system
Beebolt and SEMI Announce Strategic Partnership to Drive Supplier Resilience and Agility
esmo group introduces Automated Final Test Manipulator
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
x
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: