Loading...
News Article

Ansys and Synopsys accelerate RFIC design

News

Reference flow for Samsung 14LPU technology integrates leading electromagnetic simulation with modern implementation environment for higher predictive accuracy and productivity.

Recognizing the increasing challenges faced by designers of 5G/6G systems-on-chip (SoCs) and autonomous driving systems, Ansys and Synopsys have announced the availability of a new reference flow for radio-frequency integrated circuit (RFIC) design developed with Samsung Foundry for its 14LPU process technology. The reference flow helps ensure that mutual customers can optimize RFIC designs with Ansys’ golden signoff electromagnetic analysis together with Synopsys’ comprehensive analog/RF and mixed-signal design and verification solution.

Next-generation wireless communications and sensor systems must meet a range of requirements, including higher bandwidth, lower latency, better coverage, and support for the proliferation of connected devices. High-frequency designs experience electromagnetic (EM) coupling between design elements which requires very high-accuracy modeling engines to correctly predict. The EM modeling must be closely aligned with the layout development platform to ensure fast data sharing, easy debugging, high productivity, and clear visualization of results.

Key components of the reference flow include the Synopsys Custom Design Family, featuring the Synopsys PrimeSim™ continuum of circuit simulation solutions, and electromagnetic signoff analysis provided by Ansys® RaptorX™ Electromagnetic Modeling Family, Ansys® Exalto™ Electromagnetic Extraction and Signoff, and Ansys® VeloceRF™ Inductor and Transformer Design Tools.

“High-frequency and radio applications are spreading to many more industrial and consumer applications, from smartphones to 5G/6G, autonomous vehicles, wearables, and IoT,” said Sangyun Kim, vice president of Foundry Design Technology Team at Samsung Electronics. “As more of our customers take on RF and electromagnetic design, our 14LPU Reference Flow collaboration with Ansys and Synopsys provides a smooth and well-thought-out path for faster and more reliable design completion that takes full advantage of the speed and performance characteristics of our 4th generation 14nm process technology.”

“Synopsys and Ansys have harnessed decades of expertise and development to reduce risk and accelerate success for our mutual customers,” said Shankar Krishnamoorthy, general manager of Synopsys EDA Group. “Our latest collaboration with Ansys on Synopsys’ new RF design reference flow supporting Samsung’s advanced 14nm process node provides an open and optimized flow that delivers exceptional quality-of-results for advanced 5G/6G wireless systems.”

“Our customers are facing novel multiphysics challenges to optimize power, area, reliability, and performance as frequencies climb into the RF range,” said John Lee, vice president and general manager of the electronics, semiconductor, and optics business unit at Ansys. “We have been able to work closely with Synopsys to make our industry-leading electromagnetic modeling technology easily available in a complete custom design flow created for the needs of Samsung’s customers.”

Silicon photonics: accelerating growth in the race for high-speed optical interconnects
CCD-in-CMOS technology enables ultra-fast burst mode imaging
2025 6G A look forward
Critical Manufacturing climbs Deloitte’s Technology Fast 50
Semiconductors: The most important thing you probably know the least about
Imec and partners unveil SWIR sensor with lead-free quantum dot photodiodes
Lattice introduces small and mid-range FPGA offerings
SEMI and SMT inspection solutions at NEPCON Japan 2025
Nordic Semiconductor and Kigen demonstrate Remote SIM Provisioning for Massive IoT
Spirent collaborates with Siemens
Quobly forges strategic collaboration with STMicroelectronics
New standards in pressure measurement systems for the semiconductor industry
IBM delivers optics breakthrough
Semiconductor equipment sales to reach $139 Billion in 2026
Marvell introduces 1.6 Tbps LPO Chipset
ACM research strengthens Atomic Layer Deposition portfolio
CEA-Leti demonstrates embedded FeRAM platform compatible with 22nm FD-SOI node
Lattice introduces small and mid-range FPGA offerings
Solace unlocks full potential of event-driven integration
Advantest to showcase latest test solutions at SEMICON Japan 2024
CEA-Leti device integrates light sensing and modulation
Nordic launches Thingy:91 X prototyping platform for cellular IoT and Wi-Fi locationing
Imec achieves seamless InP Chiplet integration on 300mm RF Silicon Interposer
High-precision SMU
Powering India’s energy future
China’s Nvidia probe puts global investors ‘on notice’
POET Technologies appoints new director
Imec demonstrates core building blocks of a scalable, CMOS-fab compatible superconducting digital technology
Imec proposes double-row CFET for the A7 technology node
ULVAC launches new deposition system
Beebolt and SEMI Announce Strategic Partnership to Drive Supplier Resilience and Agility
esmo group introduces Automated Final Test Manipulator
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
x
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: