+44 (0)24 7671 8970
More publications     •     Advertise with us     •     Contact us
 
Loading...
News Article

Film first for IMEC

News

Imec 'first' to demonstrate conductor films on 300mm wafers with lower resistivity than Cu and Ru.

This week, at the 2023 IEEE International Interconnect Technology Conference (2023 IEEE IITC), imec provides the first experimental evidence that the resistivity of a thin conductor film on a 300mm Si wafer can be lower than that of Cu and Ru, which are currently used in interconnect metallization schemes. For example, a resistivity as low as 11.5µWcm was measured for a NiAl binary alloy of 7.7nm thickness, obtained after grain size engineering. The results mark a milestone towards enabling low-resistive interconnect with line widths below 10nm.


To keep pace with the continuing device scaling, the width of the most critical interconnect lines in state-of-the-art logic and memory chips soon approaches 10nm. At these small dimensions, the resistivity of Cu increases dramatically, and its reliability degrades. This has forced the interconnect community to identify alternatives to Cu metallization. While the focus was initially on elemental metals, the search has been extended to binary and ternary ordered intermetallics – initiated by imec at the 2018 IITC conference.


Imec set up a unique ab-initio-based methodology to select and rank the most promising materials, using the product of the bulk resistivity and the mean free path of the charge carriers (r0 x l) as one of the main figures of merit. This theoretical assessment was the starting point for further experimental work on 300mm wafers. Zsolt Tőkei, fellow and program director of nano-interconnects at imec: “To better understand and model the resistivity behavior of the selected binary alloys at small dimensions, we introduce at the 2023 IEEE IITC conference an effective resistivity, which considers composition variation and the effects of order and disorder. Further analysis revealed that the resistivity of thin films of binary alloys is dominated by grain boundary scattering due to the small grain sizes inherently present in thin conductor films, whereas disorder contributes for thicker films as well.”


For the case study of stoichiometric NiAl, a resistivity as low as 11.5µ Ohm cm was measured on a 7.7nm thin film, which is 23% lower than Cu. This was achieved after depositing a 50nm thick large-grain NiAl film on a Ge epi-layer at back-end-of-line (BEOL) compatible temperatures, followed by thinning experiments. These experiments preserve a larger grain size (45.7nm) and hence reduce the contribution of grain boundary scattering to resistivity. Zsolt Tőkei: “The experimental existence of low-resistive thin conductor films on 300mm wafers motivates us to continue our search for binary and ternary alloys. At the same time, we investigate the composition control of the alloys and their integration compatibility with future metallization schemes that will likely be based on subtractive etch.”


At 2023 IEEE IITC, imec has 10 oral presentations addressing the main challenges in interconnect scaling. Besides two papers on alternative metals exploration – including one invited contribution – the papers highlight work on semi-damascene metallization, reliability, thermal impact of advanced interconnect stacks, middle-of-line metallization schemes, and more.

Reality AI Explorer Tier offers free AI/ML development access
AEM introduces new generation of Automated Burn-In Systems
NPUs are emerging as the main rival to Nvidia’s AI dominance, says DAI Magister
Camtek receives a $20M order from a Tier-1 OSAT
Free samples of every STMicroelectronics NPI IC available from Anglia
NY CREATES and SEMI sign MoU
Major government investment to 'propel' Canada
QuickLogic announces $5.26 million contract award
ASNA and Athinia collaborate
Global sales forecast to reach record $109 billion in 2024
AMD to acquire Silo AI
Nanotronics unveils 'groundbreaking' Gen V AI Model
Aitomatic unveils SemiKong
Biden-Harris Administration reveals first CHIPS for America R&D facilities and selection processes
Collaboration to produce cutting-edge AI accelerator chips
Oxford Ionics breaks global quantum performance records
Adeia wins ECTC Award for paper on “Fine Pitch Die-to-Wafer Hybrid Bonding”
AEM introduces new generation of Automated Burn-In Systems
Sydney council forges vital semiconductor agreement
EV Group's EVG880 LayerRelease wins 2024 Best of West
Biden-Harris Administration to invest up to $1.6 billion
Cyient sets up subsidiary for semiconductor business
EMD Electronics network leaders honoured
Accenture acquires Cientra
Introducing Park FX200
Deep learning chipset market to surge to $72.8 billion by 2033
PI Innovation Award 2024: Nanobodies for Diagnostic and Therapeutic Applications
Graphcore joins Softbank Group
Kaman Measuring highlights high precision displacement sensors
Si2 reveals recipients of Annual Power of Partnerships Award
Advantest achieves ASPICE Level 2 Certification for V93000 SmarTest 8 Software
Semiconductors to become a trillion-dollar industry by 2030
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
×
  • 1st January 1970
  • 1st January 1970
  • 1st January 1970
  • 1st January 1970
  • 1st January 1970
  • 1st January 1970
  • 1st January 1970
  • 1st January 1970
  • View all news 22645 more articles
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: