Loading...
News Article

Zone-based automotive E /E – new architectures required

News

The vehicles of the future will be automated and networked to drive autonomously in road traffic and to relieve the driver. This requires new vehicle architectures and high-performance components. The Fraunhofer IPMS is working on various research projects to create the necessary conditions.


Automated connected driving is leading to an explosion in bandwidth and computing requirements in vehicles. To cope with this, zonal arrangements with zone gateways and central computers and a corresponding networking play a key role in the vehicle's E/E architecture. Another goal of this architecture is to reduce weight-intensive wiring and the number of ECUs. This demands an in-car backbone that meets latency, quality of service (QoS) and bandwidth requirements. Automotive Ethernet TSN promises to be a solution to these challenges.


"The development of new network architectures and associated components that meet the enormous requirements for computing power, bandwidth, and complexity in a scalable manner will make a decisive contribution to the future viability of the German automotive industry," says Dr. Frank Deicke, Division Director Data Communication and Computing at Fraunhofer IPMS. "With its expertise in automotive Ethernet, Fraunhofer IPMS supports TSN in various research projects in which TSN components are being developed to meet future requirements."


The “Verano” project focuses on the development of distributed and efficient data processing using AI methods for radar networks in fully automated vehicles. The aim is to optimize the computing load and the development of an AI-controlled radar sensor network using sustainable communication technologies in line with climate protection goals. In a zone architecture, the radar sensor nodes and zone gateways will be networked with the high-performance computers in the vehicle using Ethernet TSN. In the project, the institute will develop new concepts for demand-driven TSN networks based on existing TSN IP cores with a focus on real-time, very low latency, low jitter, determinism, high data rates (10GBit/s), redundancy and functional safety (ISO26262).


The "CECAS" research project is developing an automotive supercomputing platform for automated driving. The consortium is designing processors, interfaces and system architectures for this purpose. Fraunhofer IPMS contributes to the definition of the requirements for the overall system, especially in the area of vehicle networking, and contributes its expertise in Ethernet TSN communication networks. The institute designs and analyzes new TSN network technologies with data rates up to 50Gbit/s and develops automotive communication controllers for use in ASIC & FPGA systems.

Silicon photonics: accelerating growth in the race for high-speed optical interconnects
CCD-in-CMOS technology enables ultra-fast burst mode imaging
2025 6G A look forward
Critical Manufacturing climbs Deloitte’s Technology Fast 50
Semiconductors: The most important thing you probably know the least about
Imec and partners unveil SWIR sensor with lead-free quantum dot photodiodes
Lattice introduces small and mid-range FPGA offerings
SEMI and SMT inspection solutions at NEPCON Japan 2025
Nordic Semiconductor and Kigen demonstrate Remote SIM Provisioning for Massive IoT
Spirent collaborates with Siemens
Quobly forges strategic collaboration with STMicroelectronics
New standards in pressure measurement systems for the semiconductor industry
IBM delivers optics breakthrough
Semiconductor equipment sales to reach $139 Billion in 2026
Marvell introduces 1.6 Tbps LPO Chipset
ACM research strengthens Atomic Layer Deposition portfolio
CEA-Leti demonstrates embedded FeRAM platform compatible with 22nm FD-SOI node
Lattice introduces small and mid-range FPGA offerings
Solace unlocks full potential of event-driven integration
Advantest to showcase latest test solutions at SEMICON Japan 2024
CEA-Leti device integrates light sensing and modulation
Nordic launches Thingy:91 X prototyping platform for cellular IoT and Wi-Fi locationing
Imec achieves seamless InP Chiplet integration on 300mm RF Silicon Interposer
High-precision SMU
Powering India’s energy future
China’s Nvidia probe puts global investors ‘on notice’
POET Technologies appoints new director
Imec demonstrates core building blocks of a scalable, CMOS-fab compatible superconducting digital technology
Imec proposes double-row CFET for the A7 technology node
ULVAC launches new deposition system
Beebolt and SEMI Announce Strategic Partnership to Drive Supplier Resilience and Agility
esmo group introduces Automated Final Test Manipulator
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
x
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: