Loading...
News Article

Collaboration helps hearing aid innovation

News

Cadence Design Systems has successfully collaborated with a consortium that included GlobalFoundries (GF), Hoerzentrum Oldenburg gGmbH and Leibniz University Hannover.

This work has been to develop what is said to be the industry’s first binaural hearing aid system-on-chip (SoC) prototype, which is programmable with high-programming languages and enables customers to create hearing aids that process critical sounds more optimally while simultaneously reducing background noise. The new SoC, called the Smart Hearing Aid Processor (SmartHeAP), is based on the Cadence® Tensilica® Fusion G6 DSP and Tensilica Xtensa® LX7 processor, the Cadence digital full flow and the GF 22FDX® platform. The SmartHeAP project is supported by the German Federal Ministry of Education and Research under grant 16ES0760.

The SmartHeAP SoC prototype provides hearing aid companies with all the components required to create and reprogram hearing devices that improve a wearer’s hearing experience. Some of the key benefits the SmartHeAP SoC prototype provides include:

• Binaural hearing technology: Hearing aids in the right and left ears communicate with one another, enabling a wearer to pick up sounds from the full auditory scene without destroying the binaural cues.

• Improved hearing loss compensation capabilities: Through advanced algorithms, the SoC automatically analyzes the incoming signal and provides adaptive sound amplification that is customized to the wearer’s unique hearing needs.

• High processing capacity with minimal power consumption: Provides the hearing aid wearer with optimal sound quality in real time while conserving power and extending hearing aid battery life.

• Cost Savings: The hearing aid software can be quickly upgraded without replacing the hardware, saving both the wearers and the hearing aid companies money.

• Faster time to market: Hearing aid companies of all sizes can effectively compete in the market due to the ease of use of high-level programming languages, which enable faster innovation cycles.

The Tensilica Fusion G6 DSP was a logical choice for the development of the SmartHeAP SoC because it’s an easy-to-program, multi-purpose DSP that provides low energy consumption, a small footprint, and exceptional out-of-the-box performance. The Tensilica Xtensa LX7 processor is tailored for control-intensive tasks and offers a small footprint, providing added performance, flexibility, and longevity to the design. The Cadence digital full flow enabled a fast path to design closure and better predictability while delivering optimal power, performance and area (PPA). Finally, the GF 22FDX platform provided up to 50% lower power at the same high-performance frequencies (vs. 28nm), enabled by the adaptive body bias (ABB) feature, which is critically important for ultra-low 0.5V VDD or below to reduce power consumption on battery-powered devices, such as hearing aids.

“By collaborating with GF, Hoerzentrum Oldenburg gGmbH and Leibniz University Hannover on the SmartHeAP SoC prototype, our research and technology advancements are improving the hearing experience,” said Rishi Chugh, vice president, product management in the IP Group at Cadence. “Each organization involved brought a unique perspective to the project, and delivering a successful prototype that can make a positive impact on the hearing experience is the ultimate reward. The Cadence digital full flow and Tensilica Fusion G6 DSP and Xtensa LX7 controller were foundational for this project, and the consortium is already seeing a high level of interest in the prototype from the hearing aid industry.”

Silicon photonics: accelerating growth in the race for high-speed optical interconnects
CCD-in-CMOS technology enables ultra-fast burst mode imaging
2025 6G A look forward
Critical Manufacturing climbs Deloitte’s Technology Fast 50
Semiconductors: The most important thing you probably know the least about
Imec and partners unveil SWIR sensor with lead-free quantum dot photodiodes
Lattice introduces small and mid-range FPGA offerings
SEMI and SMT inspection solutions at NEPCON Japan 2025
Nordic Semiconductor and Kigen demonstrate Remote SIM Provisioning for Massive IoT
Spirent collaborates with Siemens
Quobly forges strategic collaboration with STMicroelectronics
New standards in pressure measurement systems for the semiconductor industry
IBM delivers optics breakthrough
Semiconductor equipment sales to reach $139 Billion in 2026
Marvell introduces 1.6 Tbps LPO Chipset
ACM research strengthens Atomic Layer Deposition portfolio
CEA-Leti demonstrates embedded FeRAM platform compatible with 22nm FD-SOI node
Lattice introduces small and mid-range FPGA offerings
Solace unlocks full potential of event-driven integration
Advantest to showcase latest test solutions at SEMICON Japan 2024
CEA-Leti device integrates light sensing and modulation
Nordic launches Thingy:91 X prototyping platform for cellular IoT and Wi-Fi locationing
Imec achieves seamless InP Chiplet integration on 300mm RF Silicon Interposer
High-precision SMU
Powering India’s energy future
China’s Nvidia probe puts global investors ‘on notice’
POET Technologies appoints new director
Imec demonstrates core building blocks of a scalable, CMOS-fab compatible superconducting digital technology
Imec proposes double-row CFET for the A7 technology node
ULVAC launches new deposition system
Beebolt and SEMI Announce Strategic Partnership to Drive Supplier Resilience and Agility
esmo group introduces Automated Final Test Manipulator
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
x
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: