+44 (0)24 7671 8970
More publications     •     Advertise with us     •     Contact us
 
Loading...
News Article

Collaboration helps hearing aid innovation

News

Cadence Design Systems has successfully collaborated with a consortium that included GlobalFoundries (GF), Hoerzentrum Oldenburg gGmbH and Leibniz University Hannover.

This work has been to develop what is said to be the industry’s first binaural hearing aid system-on-chip (SoC) prototype, which is programmable with high-programming languages and enables customers to create hearing aids that process critical sounds more optimally while simultaneously reducing background noise. The new SoC, called the Smart Hearing Aid Processor (SmartHeAP), is based on the Cadence® Tensilica® Fusion G6 DSP and Tensilica Xtensa® LX7 processor, the Cadence digital full flow and the GF 22FDX® platform. The SmartHeAP project is supported by the German Federal Ministry of Education and Research under grant 16ES0760.

The SmartHeAP SoC prototype provides hearing aid companies with all the components required to create and reprogram hearing devices that improve a wearer’s hearing experience. Some of the key benefits the SmartHeAP SoC prototype provides include:

• Binaural hearing technology: Hearing aids in the right and left ears communicate with one another, enabling a wearer to pick up sounds from the full auditory scene without destroying the binaural cues.

• Improved hearing loss compensation capabilities: Through advanced algorithms, the SoC automatically analyzes the incoming signal and provides adaptive sound amplification that is customized to the wearer’s unique hearing needs.

• High processing capacity with minimal power consumption: Provides the hearing aid wearer with optimal sound quality in real time while conserving power and extending hearing aid battery life.

• Cost Savings: The hearing aid software can be quickly upgraded without replacing the hardware, saving both the wearers and the hearing aid companies money.

• Faster time to market: Hearing aid companies of all sizes can effectively compete in the market due to the ease of use of high-level programming languages, which enable faster innovation cycles.

The Tensilica Fusion G6 DSP was a logical choice for the development of the SmartHeAP SoC because it’s an easy-to-program, multi-purpose DSP that provides low energy consumption, a small footprint, and exceptional out-of-the-box performance. The Tensilica Xtensa LX7 processor is tailored for control-intensive tasks and offers a small footprint, providing added performance, flexibility, and longevity to the design. The Cadence digital full flow enabled a fast path to design closure and better predictability while delivering optimal power, performance and area (PPA). Finally, the GF 22FDX platform provided up to 50% lower power at the same high-performance frequencies (vs. 28nm), enabled by the adaptive body bias (ABB) feature, which is critically important for ultra-low 0.5V VDD or below to reduce power consumption on battery-powered devices, such as hearing aids.

“By collaborating with GF, Hoerzentrum Oldenburg gGmbH and Leibniz University Hannover on the SmartHeAP SoC prototype, our research and technology advancements are improving the hearing experience,” said Rishi Chugh, vice president, product management in the IP Group at Cadence. “Each organization involved brought a unique perspective to the project, and delivering a successful prototype that can make a positive impact on the hearing experience is the ultimate reward. The Cadence digital full flow and Tensilica Fusion G6 DSP and Xtensa LX7 controller were foundational for this project, and the consortium is already seeing a high level of interest in the prototype from the hearing aid industry.”

UK semiconductor strategy: A patent attorney’s perspective
Wafer cleaning market to reach US$ 17.2 billion
Solvay signs partnership agreement with Shengjian
ACM cleaning platform targets chiplets industry
Vietnam's thriving semiconductor industry fuels economic resilience
GSA celebrates women's innovation
The need for geofencing to help improve semiconductor IP security
All roads lead to Arizona
Time to celebrate and accelerate diversity, equity and inclusion
Cadence completes acquisition of PHY IP assets from Rambus
Wales joins the European Semiconductor Regional Alliance
Magnachip targets EV market
Greene Tweed: When it can’t fail
Advanced Packaging market Size to reach $66.9 billion by 2032
Inventec and Renesas to develop PoC for automotive gateways
Renesas commences Sequans tender offer
Tower Semiconductor and InnoLight partner
Flanders Semiconductors - a new hub in the heart of Europe
Ambiq wins Demo of the Year Award
Advanced packaging market nears US$90 billion
Intel Foundry Services and Tower Semiconductor reach US foundry agreement
MediaTek develops first chip using TSMC's 3nm Process
Advanced X-ray technology for advanced packaging
New developments in underlayers and their role in advancing EUV lithography
Advanced SAM validates integrity of electrostatic chucks
Purdue establishes permanent presence next to NSWC Crane
Bolstering semiconductor ecosystem at Texas A&M University
Semiconductor industry sees revenue increase for the first time since 2021
Bosch completes TSI Semiconductors acquisition
Semiconductor grants for undergraduate women
Sustainability rises up the automotive agenda
Lumibird completes Prima acquisitions
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
×
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: