Loading...
News Article

Cadence joins Arm Total Design

News

Mutual customers can access Cadence’s full-flow system-level design verification and implementation solutions as well as interface IP to accelerate the development of Arm-based custom SoCs based on Neoverse CSS.

Cadence Design Systems has joined Arm® Total Design, aimed at supporting and accelerating the development of highly differentiated custom SoCs based on Arm Neoverse™ Compute Subsystems (CSS). As part of this collaboration, Arm and Cadence customers can accelerate their SoC design process through access to Cadence’s full-flow system-level design verification and implementation solutions.

Neoverse CSS delivers world-class performance for the latest Arm CPUs and system IP on leading-edge technology. Cadence joining Arm Total Design will help mutual customers create differentiated products on a verified, customizable subsystem while reducing development costs, minimizing risk, and shortening the time-to-market for designs. The Cadence full-flow digital design, verification, and design IP solutions are validated for Arm Neoverse CSS, including the Cadence® Joint Enterprise Data and AI (JedAI) platform and generative AI-based solutions, which includes the Cadence Cerebrus™ Intelligent Chip Explorer and Verisium™ AI-Driven Verification Platform. Additionally, mutual customers will have access to turnkey Cadence Design Services to take Arm-based systems from concept to tapeout, helping achieve first-pass silicon success.

“Arm Total Design brings together critical expertise for empowering the industry to rapidly innovate on Neoverse CSS while taking advantage of the vast software ecosystem built around Arm,” said Mohamed Awad, senior vice president and general manager, Infrastructure Line of Business at Arm. “Cadence is bringing their expertise in system verification and digital implementation to Arm Total Design, enabling our joint customers with seamless support for advanced tools and flows, and streamlining custom silicon design on Arm.”

“Arm Neoverse CSS simplifies customers’ path to high-performance silicon by providing a complete compute subsystem that is drop-in ready for today’s high-performance system demands,” said Paul Cunningham, senior vice president and general manager of the System & Verification Group at Cadence. Cadence. “Cadence is happy to be part of Arm Total Design and help our mutual customers access solutions based on Neoverse CSS that will help them design differentiated products while lowering overall cost and shortening time-to-market.”

Silicon photonics: accelerating growth in the race for high-speed optical interconnects
CCD-in-CMOS technology enables ultra-fast burst mode imaging
2025 6G A look forward
Critical Manufacturing climbs Deloitte’s Technology Fast 50
Semiconductors: The most important thing you probably know the least about
Imec and partners unveil SWIR sensor with lead-free quantum dot photodiodes
Lattice introduces small and mid-range FPGA offerings
SEMI and SMT inspection solutions at NEPCON Japan 2025
Nordic Semiconductor and Kigen demonstrate Remote SIM Provisioning for Massive IoT
Spirent collaborates with Siemens
Quobly forges strategic collaboration with STMicroelectronics
New standards in pressure measurement systems for the semiconductor industry
IBM delivers optics breakthrough
Semiconductor equipment sales to reach $139 Billion in 2026
Marvell introduces 1.6 Tbps LPO Chipset
ACM research strengthens Atomic Layer Deposition portfolio
CEA-Leti demonstrates embedded FeRAM platform compatible with 22nm FD-SOI node
Lattice introduces small and mid-range FPGA offerings
Solace unlocks full potential of event-driven integration
Advantest to showcase latest test solutions at SEMICON Japan 2024
CEA-Leti device integrates light sensing and modulation
Nordic launches Thingy:91 X prototyping platform for cellular IoT and Wi-Fi locationing
Imec achieves seamless InP Chiplet integration on 300mm RF Silicon Interposer
High-precision SMU
Powering India’s energy future
China’s Nvidia probe puts global investors ‘on notice’
POET Technologies appoints new director
Imec demonstrates core building blocks of a scalable, CMOS-fab compatible superconducting digital technology
Imec proposes double-row CFET for the A7 technology node
ULVAC launches new deposition system
Beebolt and SEMI Announce Strategic Partnership to Drive Supplier Resilience and Agility
esmo group introduces Automated Final Test Manipulator
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
x
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: