+44 (0)24 7671 8970
More publications     •     Advertise with us     •     Contact us
 
Loading...
News Article

Tenstorrent teams with Imperas

News

While virtual platforms have become the standard approach for processor-based SoC developments, the requirements for quality processor models have never been more critical.

Imperas Software Ltd., a leader in RISC-V simulation solutions, says that Tenstorrent, a next-generation computing company that builds computers for AI, has collaborated with Imperas to make available a model of the Tenstorrent Ascalon processor core as part of the Imperas RISC-V model library. As with other areas of abstraction during the complex SoC design process, software simulation provides a functional representation as a programmer's view of the hardware - this allows an early-stage evaluation of some design options, firmware, and driver development and offers unique access for debugging and analysis. The models of Tenstorrent IP, available as part of Imperas simulation solutions, supports many time-critical aspects of SoC development and helps address the time-to-market and time-to-volume factors for SoC developers adopting Tenstorrent IP.

Ascalon is a high-performance, scalable RISC-V processor with industry-leading performance efficiency and a highly configurable core that allows it to scale from the Edge to HPC data center/cloud applications. The Imperas model matches Ascalon's configuration space, including multi and many core options, while offering fast simulation performance for software development of highly complex systems and exploration of different system architectures.

As virtual platforms are now the most common approach to SoC projects with integrated processors, the critical requirement is for quality reference models that accurately represent the configurability of the processor IP core. In addition, for software developers and the wider user community adoption, the models must be compatible with various industry-standard tools and design flows. Many SoC projects are undertaken with teams from multiple locations and often across different corporate departments or even separate firms. Virtual platforms allow for frictionless collaboration across remote teams.

The Imperas model for Ascalon can also integrate within other standard EDA environments, such as SystemC, SystemVerilog, and well-known simulation and emulation tools from Cadence, Siemens EDA, and Synopsys. A hybrid approach is often utilized to combine the Imperas simulation technology with emulation environments to address interim analysis requirements while parts of the RTL of the SoC are still in development.

"The Tenstorrent Ascalon processor is focused on serving the compute requirements of next-generation workloads emerging at the Edge and data center/cloud with the rapid proliferation of AI high-performance applications, including Edge AI and HPC," said Aniket Saha, VP of Product Strategy at Tenstorrent. "The Imperas model for Ascalon provides a quality model for software development and integration with many popular industry standard flows and EDA tools."

"Any SoC developer that implements an IP processor core quickly discovers the fundamental interactions between the hardware and software design phases," said Simon Davidmann, CEO at Imperas Software Ltd. "Now developers using the Tenstorrent Ascalon IP can use the Imperas models as a reference for software development to support the shift-left of project schedules."

Tenstorrent teams with Imperas
Elke Reichart takes on Infineon's digital transformation board role
Big data analytics market Size to hit $47.2 billion
Ansys solutions certified for UMC's 3D chip technology
Microscope focused on high volume and high quality
Busch Vacuum acquires Centrotherm
Busch Vacuum acquires centrotherm clean solutions
Mouser Electronics adds over 16,000 new parts
Supermicro starts superchip-based server shipments
GlobalFoundries awarded $35m US funding
Controllable nonlinearity and coherence of polaritons in monolayer TMDs mesa cavities
Customised layers
Ansys receives four TSMC 2023 OIP Partner of the Year Awards
4JM Solutions expands Advantest relationship
Samsung Electronics holds Memory Tech Day 2023
Arm and Synopsys strengthen partnership
Solid Silicon Corp and Raptor Computing Systems collaborate
Atomera’s provides CHIPS expertise
Alphawave Semi, AI and Arm combine
Nordson Test & Inspection unveils next-gen X-Ray Inspection System
Ardian launches semiconductor investment platform
Infineon completes acquisition of GaN Systems
Mass Extraction detects the smallest defect sizes
TRI expands in Southeast Asia
SEMIFIVE Signs MOU with TeraPixel Technologies
EMD Electronics opens Arizona factory
SCREEN Semiconductor Solutions adopts FTD’s software platform
Synopsys partners with Indian Institute of Technology Bombay
Cadence wins four 2023 TSMC OIP Partner of the Year Awards
Samsung Electronics unveils automotive process strategy
HKSTP and J2 Semiconductor sign MOU
Renesas reveals new organisational structure
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
×
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: