+44 (0)24 7671 8970
More publications     •     Advertise with us     •     Contact us
News Article

Advanced chipset testing for pre-silicon verification


Spirent and Cadence joint solution accelerates silicon development time to market to enable the latest industry innovations.

Spirent Communications is working with Cadence Design Systems, Inc., to deliver a joint networking system-on-chip (SoC) verification solution that bridges the gap between pre-silicon and post-silicon verification.

The collaboration brings sophisticated virtual Ethernet traffic emulation and testing capabilities to pre-silicon verification in the Cadence Palladium® Z2 Enterprise Emulation and Protium™ X2 Enterprise Prototyping systems. Highly scalable and flexible, the solution has the capacity to emulate any port speed from 1G to 800G at the application level, and quickly introduce additional features to enable new use cases as required.

Jointly developed by Spirent and Cadence, the solution is designed to enable the increasing data bandwidths needed to verify designs for data centers and other high-performance applications. The partnership combines the cutting-edge data rates and port densities of Spirent TestCenter with the industry-leading verification capabilities of the Cadence Palladium and Protium systems as a unified solution with reusable, portable, automated test cases.

“We are pleased to work with a leading computational software vendor to bridge the gap between pre- and post-silicon validation of next-generation networking products with this highly flexible and cost-effective solution,” said Aniket Khosla, VP of product management for Cloud and IP at Spirent. “Our collaboration with Cadence provides access to the latest Chip Design Verification solution to help customers identify critical problems early in the design lifecycle and accelerate time to market for the latest innovations driving the industry. It will help reduce development time, simplify testing of the complex Ethernet chipset design process, and ensure that new products perform as expected.”

Michael Young, senior product management group director, System and Verification Group at Cadence said: “Through our work with Spirent, Cadence is continuing our commitment to work with industry leaders to bring best-in-class solutions to the pre-silicon verification market. When integrated into the Palladium emulation and Protium prototyping systems, Spirent’s’ Ethernet traffic emulation and test capabilities allow mutual customers to extend their verification with real-world traffic and scenarios, greatly reducing time to market.”

Benefits of the joint solution include:

Effective, efficient testing for pre-silicon validation from 1G to 800G for application-level testing,

Comprehensive integration of the test application and emulation environment without the need for external test hardware,

Cost savings from identifying and fixing issues in early-stage chip design

A unified test platform that bridges gaps between pre- and post-silicon verification, enabling continuity of testing from the earliest phases of product development through customer deployment

Capability to test all phases of silicon product lifecycle, time-saving application re-utilization, implementation of standard metrics for more effective measurement and result analysis, and easy integration into CI/CD workflows,

Acceleration of the entire silicon development lifecycle.

“Chip design is time-intensive, testing early at the pre-silicon design phase helps speed up time to market for the latest industry innovations by reducing issues and risks later in the development cycle” says Khosla. “The new unified test platform reduces testing complexity and accelerates the technology design and development of Ethernet chipsets.”

Advanced chipset testing for pre-silicon verification
Infineon and Eatron partner
Watlow launches ASSURANT HT
AP&S shines with innovative NexAStep at SEMICON Europa & trains in its own academy
Imperas RISC-V solutions for developers – accelerating RISC-V
Redefining semiconductor procurement?
Robotics and automation learning opportunities
World’s 'first' Portable Wideband Laser
Critical Manufacturing to demonstrate Advanced MES functionality
Renesas develops Induction Motor Position Sensing technology
Magnachip introduces 6th-generation 600V SJ MOSFET
Tenstorrent teams with Imperas
Elke Reichart takes on Infineon's digital transformation board role
Big data analytics market Size to hit $47.2 billion
Ansys solutions certified for UMC's 3D chip technology
Microscope focused on high volume and high quality
Busch Vacuum acquires Centrotherm
Busch Vacuum acquires centrotherm clean solutions
Mouser Electronics adds over 16,000 new parts
Supermicro starts superchip-based server shipments
GlobalFoundries awarded $35m US funding
Controllable nonlinearity and coherence of polaritons in monolayer TMDs mesa cavities
Customised layers
Ansys receives four TSMC 2023 OIP Partner of the Year Awards
4JM Solutions expands Advantest relationship
Samsung Electronics holds Memory Tech Day 2023
Arm and Synopsys strengthen partnership
Solid Silicon Corp and Raptor Computing Systems collaborate
Atomera’s provides CHIPS expertise
Alphawave Semi, AI and Arm combine
Nordson Test & Inspection unveils next-gen X-Ray Inspection System
Ardian launches semiconductor investment platform
Search the news archive

To close this popup you can press escape or click the close icon.
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.

Please subscribe me to:


You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: