Loading...
News Article

Cadence EMX 3D Planar Solver certified for Samsung Foundry

News

EMX 3D Planar Solver empowers customers to achieve accurate, high-capacity EM analysis, resulting in first-pass silicon success and faster time to market.

Cadence Design Systems says that the Cadence® EMX® 3D Planar Solver is now certified for use with Samsung Foundry’s advanced 8nm Low Power Plus (LPP) process technology. The EMX Solver is said to be the first electromagnetic (EM) solver on the market to achieve this milestone, having successfully passed all of Samsung’s detailed certification criteria. Joint customers can confidently adopt the EMX Solver into their advanced designs to ensure highly accurate, high-capacity EM analysis, avoiding unintentional parasitics and crosstalk effects. Through this latest collaboration between Cadence and Samsung Foundry, customers can achieve first-pass silicon success and accelerate time to market.

A foundry-certified EM modeling engine is essential for successful block- and chip-level analysis and signoff. Accurate EM models are fundamental for designing ICs for today’s cutting-edge applications. A wide array of inductors featuring various configurations were manufactured and measured by Samsung for the certification process, and the EMX Solver performed with extremely high accuracy in all categories.

With the EMX Solver, customers can simulate large circuit blocks, characterize the EM behavior of passive components, and analyze on-chip parasitics. The solver can analyze advanced-node process fabrication effects, including width- and spacing-dependent effects. The EMX Solver is seamlessly integrated in Cadence’s custom/analog design flow with all Virtuoso® releases, including the AI-based Virtuoso Studio, as well as the Virtuoso Analog Design Environment and Spectre® RF Option.

“Through our longstanding collaboration with Cadence, we’ve provided customers with the powerful tools they need to achieve first-pass silicon success with advanced node designs,” said Sangyun Kim, vice president and head of the Foundry Design Technology Team at Samsung Electronics. “Our strong partnership ensures that customers can leverage the EMX 3D Planar Solver to accelerate design closure with our 8nm LPP process technology.”

“Today’s designs at advanced process nodes must withstand crosstalk effects,” said Ben Gu, corporate vice president of R&D for the Multiphysics System Analysis Business Unit at Cadence. “Accurate, high-capacity EM analysis is essential to safeguard these designs from unintentional parasitics. The Cadence EMX 3D Planar Solver is not only the industry’s gold-standard EM, it now boasts Samsung certification so that our mutual customers can continue designing at the very edge of the technology, confidently.”

The EMX 3D Planar Solver supports the Cadence Intelligent System Design™ strategy, enabling system-on-chip (SoC) design excellence and system innovation. For more information on the EMX 3D Planar Solver, please visit www.cadence.com/go/EMXSolverCertification.

Silicon photonics: accelerating growth in the race for high-speed optical interconnects
CCD-in-CMOS technology enables ultra-fast burst mode imaging
2025 6G A look forward
Critical Manufacturing climbs Deloitte’s Technology Fast 50
Semiconductors: The most important thing you probably know the least about
Imec and partners unveil SWIR sensor with lead-free quantum dot photodiodes
Lattice introduces small and mid-range FPGA offerings
SEMI and SMT inspection solutions at NEPCON Japan 2025
Nordic Semiconductor and Kigen demonstrate Remote SIM Provisioning for Massive IoT
Spirent collaborates with Siemens
Quobly forges strategic collaboration with STMicroelectronics
New standards in pressure measurement systems for the semiconductor industry
IBM delivers optics breakthrough
Semiconductor equipment sales to reach $139 Billion in 2026
Marvell introduces 1.6 Tbps LPO Chipset
ACM research strengthens Atomic Layer Deposition portfolio
CEA-Leti demonstrates embedded FeRAM platform compatible with 22nm FD-SOI node
Lattice introduces small and mid-range FPGA offerings
Solace unlocks full potential of event-driven integration
Advantest to showcase latest test solutions at SEMICON Japan 2024
CEA-Leti device integrates light sensing and modulation
Nordic launches Thingy:91 X prototyping platform for cellular IoT and Wi-Fi locationing
Imec achieves seamless InP Chiplet integration on 300mm RF Silicon Interposer
High-precision SMU
Powering India’s energy future
China’s Nvidia probe puts global investors ‘on notice’
POET Technologies appoints new director
Imec demonstrates core building blocks of a scalable, CMOS-fab compatible superconducting digital technology
Imec proposes double-row CFET for the A7 technology node
ULVAC launches new deposition system
Beebolt and SEMI Announce Strategic Partnership to Drive Supplier Resilience and Agility
esmo group introduces Automated Final Test Manipulator
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
x
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: