Loading...
News Article

Resonac plans Process R&D Centre in Silicon Valley

News

Resonac aims to accelerate development of cutting-edge technologies in a region where business bases of GAFAM and US semiconductor manufacturers are concentrated.

Resonac plans to establish a research and development center for semiconductor packaging technologies and semiconductor materials in Silicon Valley, California, the USA. Resonac has started to investigate, select, and prepare facilities to be installed in the new R&D center.

While the global semiconductor market is projected to exceed US$1 trillion by 2030, the evolution of AI technologies, including Generative AI which has been rapidly expanding throughout this year, is accelerating. Many cutting-edge semiconductor technologies supporting this trend have originated from Silicon Valley, where prominent US semiconductor manufacturers, such as Intel and NVIDIA, are concentrated. Additionally, in recent years, GAFAM, which deploy cloud services including Generative AI services, are known to develop AI semiconductors optimized for their own services.

In this context, Resonac has commenced preparations to establish the new Packaging Solution Center (PSC), which is a research and development center for advanced semiconductor packaging material technologies, in Silicon Valley, where key figures in development of semiconductor technology concepts gather. The first PSC of Resonac, which is located in Shin-Kawasaki, Japan and has proven track record, is equipped with state-of-the-art facilities which can process large-sized materials such as 300mm wafer and 500mm square panel. These facilities are capable of laser dicing, fine wiring formation, and handling processes and materials for cutting-edge technologies like 2.xD and 3D semiconductor packaging. Thus, the first PSC of Resonac has been serving as a one-stop hub for trial implementation and evaluation of leading-edge production technologies and materials, and attracting attention of global players in the semiconductor manufacturing industry. This year, the first PSC has already received visits from more than 150 companies worldwide. To expand such activities, Resonac decided this time to establish the new PSC in the United States. Resonac plans to capture real-time trends and the latest concepts in packaging technology for cutting-edge semiconductors including AI semiconductors, and reflect them in the development of new materials.

Resonac is currently investigating and preparing the equipment to be introduced, and plans to begin operation in 2025 after installing a clean room and equipment.

Silicon photonics: accelerating growth in the race for high-speed optical interconnects
CCD-in-CMOS technology enables ultra-fast burst mode imaging
2025 6G A look forward
Critical Manufacturing climbs Deloitte’s Technology Fast 50
Semiconductors: The most important thing you probably know the least about
Imec and partners unveil SWIR sensor with lead-free quantum dot photodiodes
Lattice introduces small and mid-range FPGA offerings
SEMI and SMT inspection solutions at NEPCON Japan 2025
Nordic Semiconductor and Kigen demonstrate Remote SIM Provisioning for Massive IoT
Spirent collaborates with Siemens
Quobly forges strategic collaboration with STMicroelectronics
New standards in pressure measurement systems for the semiconductor industry
IBM delivers optics breakthrough
Semiconductor equipment sales to reach $139 Billion in 2026
Marvell introduces 1.6 Tbps LPO Chipset
ACM research strengthens Atomic Layer Deposition portfolio
CEA-Leti demonstrates embedded FeRAM platform compatible with 22nm FD-SOI node
Lattice introduces small and mid-range FPGA offerings
Solace unlocks full potential of event-driven integration
Advantest to showcase latest test solutions at SEMICON Japan 2024
CEA-Leti device integrates light sensing and modulation
Nordic launches Thingy:91 X prototyping platform for cellular IoT and Wi-Fi locationing
Imec achieves seamless InP Chiplet integration on 300mm RF Silicon Interposer
High-precision SMU
Powering India’s energy future
China’s Nvidia probe puts global investors ‘on notice’
POET Technologies appoints new director
Imec demonstrates core building blocks of a scalable, CMOS-fab compatible superconducting digital technology
Imec proposes double-row CFET for the A7 technology node
ULVAC launches new deposition system
Beebolt and SEMI Announce Strategic Partnership to Drive Supplier Resilience and Agility
esmo group introduces Automated Final Test Manipulator
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
x
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: