Loading...
News Article

DNP develops photomask process for 3nm EUV lithography

News

Responding to semiconductor market needs where circuit line widths are becoming increasingly finer.

Dai Nippon Printing Co., Ltd. (DNP) has successfully developed a photomask manufacturing process capable of accommodating the 3-nanometer (10-9 meter) lithography process that supports Extreme Ultra-Violet (EUV) lithography, the cutting-edge process for semiconductor manufacturing.

In doing so, the company is responding to the need for ever finer circuit line widths in line with the shift to high-performance in the logic semiconductors used in smartphones and data centers.

EUV lithography technology using EUV light sources has recently become established, and the production of cutting-edge logic semiconductors using EUV lithography is forging ahead. Going forward, the miniaturization of semiconductor circuit line widths is expected to make further progress, including the supply of products using 3nm logic semiconductors in 2023. At the same time, EUV lithography is increasingly being adopted in memory semiconductors, and EUV compatibility has become indispensable in the supply of cutting-edge semiconductors.

DNP has continually responded to the demands of semiconductor manufacturers in terms of performance and quality. In 2016, the company became the world's first merchant photomask manufacturer to introduce the multi-beam mask writing tool (MBMW)1. In 2020 it developed a photomask manufacturing process for 5nm EUV lithography processes2, and have been supplying masks that meet the needs of the semiconductor market. In this latest development, in order to meet the needs of further miniaturization, DNP has developed a photomask for EUV lithography capable of supporting 3nm processes.

MBMW introduced by DNP in 2016 is capable of irradiating with approximately 260,000 electron beams, and can significantly shorten the lithography time even with complex pattern shapes. On this occasion, we have improved the manufacturing process by leveraging the characteristics of the equipment, while optimizing the data correction technology and processing conditions to match the complex curved pattern structure of photomask for EUV lithography.

DNP has installed a new MBMW, and plans to commence operations in the second half of 2024. We will also strengthen our support for semiconductor manufacturing in advanced areas such as photomasks for EUV lithography.

DNP will promote joint development of EUV photomasks for next-generation EUV exposure equipment with imec, a cutting-edge international research organization headquartered in Belgium.

DNP will provide the newly developed photomask capable of supporting 3nm EUV lithography to semiconductor manufacturers throughout the world, as well as semiconductor development consortiums, manufacturing equipment makers and material manufacturers. In addition, we will also support the development of peripheral technologies for EUV lithography, aiming for annual sales of 10 billion yen in 2030.

Through joint development with partners, such as imec, DNP will continue to develop more advanced photomasks capable of supporting processes finer than 3nm and even beyond 2nm.

Silicon photonics: accelerating growth in the race for high-speed optical interconnects
CCD-in-CMOS technology enables ultra-fast burst mode imaging
2025 6G A look forward
Critical Manufacturing climbs Deloitte’s Technology Fast 50
Semiconductors: The most important thing you probably know the least about
Imec and partners unveil SWIR sensor with lead-free quantum dot photodiodes
Lattice introduces small and mid-range FPGA offerings
SEMI and SMT inspection solutions at NEPCON Japan 2025
Nordic Semiconductor and Kigen demonstrate Remote SIM Provisioning for Massive IoT
Spirent collaborates with Siemens
Quobly forges strategic collaboration with STMicroelectronics
New standards in pressure measurement systems for the semiconductor industry
IBM delivers optics breakthrough
Semiconductor equipment sales to reach $139 Billion in 2026
Marvell introduces 1.6 Tbps LPO Chipset
ACM research strengthens Atomic Layer Deposition portfolio
CEA-Leti demonstrates embedded FeRAM platform compatible with 22nm FD-SOI node
Lattice introduces small and mid-range FPGA offerings
Solace unlocks full potential of event-driven integration
Advantest to showcase latest test solutions at SEMICON Japan 2024
CEA-Leti device integrates light sensing and modulation
Nordic launches Thingy:91 X prototyping platform for cellular IoT and Wi-Fi locationing
Imec achieves seamless InP Chiplet integration on 300mm RF Silicon Interposer
High-precision SMU
Powering India’s energy future
China’s Nvidia probe puts global investors ‘on notice’
POET Technologies appoints new director
Imec demonstrates core building blocks of a scalable, CMOS-fab compatible superconducting digital technology
Imec proposes double-row CFET for the A7 technology node
ULVAC launches new deposition system
Beebolt and SEMI Announce Strategic Partnership to Drive Supplier Resilience and Agility
esmo group introduces Automated Final Test Manipulator
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
x
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: