Loading...
News Article

Advantest expands device handler offerings

News

Advantest has introduced two new products designed to deliver advanced handling capabilities essential for the fast-growing artificial intelligence (AI) and high-performance computing (HPC) markets.

The products are: the HA1200 die-level handler and the active thermal control (ATC) 2-kilowatt (kW) option for the M487x handler series. AI/HPC ICs require 2.5D/3D advanced packaging technologies to provide the high computing power necessary to generate, train and run data-intensive AI models. These ICs generate massive heat due to their high compute power, creating unique testing challenges. The new Advantest products are designed to address these challenges and help contribute to the AI/HPC market growth.

The HA1200 die-level handler for the V93000 SoC test system tests singulated and/or partially assembled die. While 2.5D/3D packages enable high computing power by enabling minimum pattern length between die, stacking die can increase the risk of mixing good and bad die, leading to yield loss. Yield loss at final test, especially for 2.5D/3D packaged ICs, can cause good die, substrates, or interposers to be discarded. Equipped with Advantest’s HPC-proven ATC technology, the HA1200 enables testing powerful, high-performance SoCs with 100% test coverage. This helps reduce yield loss at final test, thus reducing loss of final multi-die assembled product.

The ATC 2kW solution for the M487x series (M4171, M4871ES and M4872) is designed to test AI/HPC IC packages at final test. The ATC 2kW solution features ultra-high-speed junction temperature (Tj) sensing and response technology to support high-performance ICs being tested at the set temperature and integrates Advantest’s unique force control technology to apply strong, stable, and safe contact to ICs with massive pin quantities. The ATC 2kW solution will support customers’ at-speed device test, enable safe 100% test coverage at final test while simultaneously increasing test quality and performance.

“Demand for AI/HPC ICs is escalating, driven by data centers, automotive, defense and other key applications,” said Kazuyuki Yamashita, Advantest senior vice president. “These ICs generate massive heat during every test process, which makes testing at full speed a challenge. We are pleased to add these new products to our portfolio to support the fast-growing AI/HPC and 2.5D/3D packaging markets.”

Advantest’s new ATC 2kW solution will be available for customer purchase in Q1 2024, and the HA1200 die-level handler will be available in Q2 2024.

Silicon photonics: accelerating growth in the race for high-speed optical interconnects
CCD-in-CMOS technology enables ultra-fast burst mode imaging
2025 6G A look forward
Critical Manufacturing climbs Deloitte’s Technology Fast 50
Semiconductors: The most important thing you probably know the least about
Imec and partners unveil SWIR sensor with lead-free quantum dot photodiodes
Lattice introduces small and mid-range FPGA offerings
SEMI and SMT inspection solutions at NEPCON Japan 2025
Nordic Semiconductor and Kigen demonstrate Remote SIM Provisioning for Massive IoT
Spirent collaborates with Siemens
Quobly forges strategic collaboration with STMicroelectronics
New standards in pressure measurement systems for the semiconductor industry
IBM delivers optics breakthrough
Semiconductor equipment sales to reach $139 Billion in 2026
Marvell introduces 1.6 Tbps LPO Chipset
ACM research strengthens Atomic Layer Deposition portfolio
CEA-Leti demonstrates embedded FeRAM platform compatible with 22nm FD-SOI node
Lattice introduces small and mid-range FPGA offerings
Solace unlocks full potential of event-driven integration
Advantest to showcase latest test solutions at SEMICON Japan 2024
CEA-Leti device integrates light sensing and modulation
Nordic launches Thingy:91 X prototyping platform for cellular IoT and Wi-Fi locationing
Imec achieves seamless InP Chiplet integration on 300mm RF Silicon Interposer
High-precision SMU
Powering India’s energy future
China’s Nvidia probe puts global investors ‘on notice’
POET Technologies appoints new director
Imec demonstrates core building blocks of a scalable, CMOS-fab compatible superconducting digital technology
Imec proposes double-row CFET for the A7 technology node
ULVAC launches new deposition system
Beebolt and SEMI Announce Strategic Partnership to Drive Supplier Resilience and Agility
esmo group introduces Automated Final Test Manipulator
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
x
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: