Loading...
News Article

CEA-Leti reports 'breakthrough' 3D Sequential Integration (3DSI)

News

Achievement establishes the feasibility of manufacturing high-performance silicon CMOS devices above an industrial platform, including state-of-the-art BEOL, without compromising the performance of the bottom layer.

CEA-Leti at IEDM 2023 described the world’s-first 3D sequential integration (3DSI) of CMOS over CMOS with advanced metal line levels, which brings 3DSI with intermediate BEOL closer to commercialization.

This breakthrough, detailed in the paper “3D Sequential Integration with Si CMOS Stacked on 28nm Industrial FDSOI with Cu-ULK iBEOL Featuring RO and HDR Pixel”, stems from the demonstration of a monocrystalline CMOS stacked sequentially above an industrial CMOS platform (28nm FDSOI) and four metal levels. The top CMOS device process was carried out at 500°C in a FEOL 300mm fabrication above state-of-the art CU/ULK 28nm BEOL.

“This achievement establishes the feasibility of manufacturing high-performance silicon CMOS devices above an industrial platform, including state-of-the-art BEOL, without compromising the performance of the bottom layer. It allows reaching the full potential of 3DSI with top devices having high performance, low variability and CMOS co-integrability in contrast with BEOL transistors,” said Perrine Batude, a co-author of the paper and leader of 3DSI integration in CEA-Leti.

Full 3DSI, in which monocrystalline CMOS devices are stacked above an industrial CMOS process, specifically when it integrates an intermediate BEOL (iBEOL) with Cu and ULK, previously has eluded researchers. “This work aims to demonstrate such integration, provide methodologies to achieve it, and analyze the performance of 3D circuits,” the paper explains.

Batude said this R&D also is a world's-first 3DSI demonstration of such scale, featuring functional 3D circuit demonstrations, such as 3D ring oscillators and a single-exposure high-dynamic-range, two-layer pixel.

Additionally, the inclusion of the polysilicon ground plane “is anticipated to ensure a remarkable 40dB isolation up to 100GHz, showing a relevance of this integration for RF applications,” she said.

The paper provides a comprehensive showcase of a 3DSI platform, featuring functional 3D circuit demonstrations such as 3D inverters, 3D ring oscillators and a single-exposure high dynamic range two-layer pixel.

Silicon photonics: accelerating growth in the race for high-speed optical interconnects
CCD-in-CMOS technology enables ultra-fast burst mode imaging
2025 6G A look forward
Critical Manufacturing climbs Deloitte’s Technology Fast 50
Semiconductors: The most important thing you probably know the least about
Imec and partners unveil SWIR sensor with lead-free quantum dot photodiodes
Lattice introduces small and mid-range FPGA offerings
SEMI and SMT inspection solutions at NEPCON Japan 2025
Nordic Semiconductor and Kigen demonstrate Remote SIM Provisioning for Massive IoT
Spirent collaborates with Siemens
Quobly forges strategic collaboration with STMicroelectronics
New standards in pressure measurement systems for the semiconductor industry
IBM delivers optics breakthrough
Semiconductor equipment sales to reach $139 Billion in 2026
Marvell introduces 1.6 Tbps LPO Chipset
ACM research strengthens Atomic Layer Deposition portfolio
CEA-Leti demonstrates embedded FeRAM platform compatible with 22nm FD-SOI node
Lattice introduces small and mid-range FPGA offerings
Solace unlocks full potential of event-driven integration
Advantest to showcase latest test solutions at SEMICON Japan 2024
CEA-Leti device integrates light sensing and modulation
Nordic launches Thingy:91 X prototyping platform for cellular IoT and Wi-Fi locationing
Imec achieves seamless InP Chiplet integration on 300mm RF Silicon Interposer
High-precision SMU
Powering India’s energy future
China’s Nvidia probe puts global investors ‘on notice’
POET Technologies appoints new director
Imec demonstrates core building blocks of a scalable, CMOS-fab compatible superconducting digital technology
Imec proposes double-row CFET for the A7 technology node
ULVAC launches new deposition system
Beebolt and SEMI Announce Strategic Partnership to Drive Supplier Resilience and Agility
esmo group introduces Automated Final Test Manipulator
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
x
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: