Loading...
News Article

Siemens collaborates with sureCore and Semiwise

News

Siemens collaborates with sureCore and Semiwise to pioneer quantum computing ready cryogenic semiconductor designs.

Siemens Digital Industries Software is with sureCore and Semiwise to develop 'groundbreaking' cryogenic CMOS circuits capable of operating at temperatures near absolute zero – a fundamental component of quantum computing systems. The joint effort holds the potential for dramatic advances in both performance and power efficiency for next-generation integrated circuits (IC) targeting quantum computing – considered the leading edge in the high-performance computing (HPC) research and development.

The key to unlocking the potential of quantum computing for HPC and other fast-growing applications lies in the availability of control electronics capable of operating at cryogenic temperatures. Using advanced analog/mixed-signal IC design technology from Siemens, Semiwise has developed cryogenic CMOS circuit designs featuring cryogenic SPICE models as well as SPICE simulator technology that can perform accurate analyses at cryogenic temperatures.

Semiwise is providing this intellectual property (IP), developed using Siemens’ Analog FastSPICE (AFS), to sureCore for the development of sureCore’s revolutionary line of CryoIP, which aims to enable the design of CryoCMOS control chips seen as crucial for unlocking the commercial potential for quantum computing.

In the development of its CryoIP product line, sureCore also used Siemens’s Analog FastSPICE platform and Siemens’ Solido™ Design Environment software, both of which demonstrated reliable and accurate operation at cryogenic temperatures, empowering sureCore to construct analog circuits, standard cell libraries, and memory designs including SRAM, register files, and ROM, using Semiwise’s cryogenic transistor models. Further, Siemens’ Analog FastSPICE software showcased exceptional capabilities in handling foundry device models at cryogenic conditions, helping deliver efficient analog, mixed-signal, and digital circuit design and verification functionality without convergence issues. The result is a high level of accuracy and performance, setting the stage for potentially groundbreaking advancements in quantum computing.

sureCore is rapidly progressing towards its first CryoIP tapeout, leveraging GlobalFoundries' 22FDX® PDK.

Paul Wells, CEO of sureCore, underscored the pivotal role of this partnership. "The critical storage element and the bit cell must essentially be treated as an analog circuit that is highly sensitive to process variability and mismatch,” said Wells. “When we develop new memory designs and their associated compilers, we need to run thousands of statistical circuit simulations to guarantee the yield and reliability of our IP. Our partnership with Siemens EDA has enabled us to leverage Siemens' Custom IC verification technology to build robust cryogenic IP cores, specifically tailored for Quantum applications."

"This partnership symbolizes Siemens' unwavering dedication to advancing the quantum computing domain,” said Amit Gupta, general manager and vice president of the Custom IC Verification Division, Siemens Digital Industries Software. “The groundbreaking technologies and solutions developed have the potential to redefine the boundaries of high-performance computing."

Siemens' Analog FastSPICE platform, powered by technology from Siemens’ Analog FastSPICE eXTreme™ platform, offers circuit verification for nanometer analog, radio frequency (RF), mixed-signal, memory, and custom digital circuits. It holds foundry certifications across all major foundries and is qualified across various process nodes, from mature to the most advanced. Siemens' Analog FastSPICE platform offers a comprehensive use model, including small signal, transient, RF, noise, aging, and multi-sim verification capabilities, with drop-in compatibility with industry-standard SPICE-based flows. This all-encompassing solution boasts high performance, capacity, and flexible features.

Siemens' Solido Design Environment plays a pivotal role by providing a comprehensive cockpit for nominal and variation-aware analysis and encompasses SPICE-level circuit simulation setup, measurements, regressions, waveforms, and statistical results analysis. Powered by AI technology, Solido Design Environment assists users in identifying optimization paths to improve circuit power, performance, and area - facilitating production-accurate statistical yield analysis, reducing runtime compared to brute-force methods.

Silicon photonics: accelerating growth in the race for high-speed optical interconnects
CCD-in-CMOS technology enables ultra-fast burst mode imaging
2025 6G A look forward
Critical Manufacturing climbs Deloitte’s Technology Fast 50
Semiconductors: The most important thing you probably know the least about
Imec and partners unveil SWIR sensor with lead-free quantum dot photodiodes
Lattice introduces small and mid-range FPGA offerings
SEMI and SMT inspection solutions at NEPCON Japan 2025
Nordic Semiconductor and Kigen demonstrate Remote SIM Provisioning for Massive IoT
Spirent collaborates with Siemens
Quobly forges strategic collaboration with STMicroelectronics
New standards in pressure measurement systems for the semiconductor industry
IBM delivers optics breakthrough
Semiconductor equipment sales to reach $139 Billion in 2026
Marvell introduces 1.6 Tbps LPO Chipset
ACM research strengthens Atomic Layer Deposition portfolio
CEA-Leti demonstrates embedded FeRAM platform compatible with 22nm FD-SOI node
Lattice introduces small and mid-range FPGA offerings
Solace unlocks full potential of event-driven integration
Advantest to showcase latest test solutions at SEMICON Japan 2024
CEA-Leti device integrates light sensing and modulation
Nordic launches Thingy:91 X prototyping platform for cellular IoT and Wi-Fi locationing
Imec achieves seamless InP Chiplet integration on 300mm RF Silicon Interposer
High-precision SMU
Powering India’s energy future
China’s Nvidia probe puts global investors ‘on notice’
POET Technologies appoints new director
Imec demonstrates core building blocks of a scalable, CMOS-fab compatible superconducting digital technology
Imec proposes double-row CFET for the A7 technology node
ULVAC launches new deposition system
Beebolt and SEMI Announce Strategic Partnership to Drive Supplier Resilience and Agility
esmo group introduces Automated Final Test Manipulator
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
x
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: