Loading...
News Article

Protec MEMS Technology orders maskless lithography system from EV Group

News

PROTEC MEMS Technology (PMT), a leading supplier of semiconductor wafer probe cards, has ordered a LITHOSCALE maskless exposure system from EV Group (EVG), a leading supplier of wafer bonding and lithography equipment for the MEMS, nanotechnology and semiconductor markets. The LITHOSCALE system will be installed at PMT’s headquarters in Asan-si, Chungcheongnam-Do, South Korea, where it will be used in the production of next-generation MEMS-based probe cards for wafer-level testing of advanced NAND, DRAM and High Bandwidth Memory (HBM) devices.

PROTEC MEMS Technology (PMT) and EV Group sign agreement on maskless lithography for advanced wafer memory probe card manufacturing. Shown here from left to right are Mr. Yong-Ho Cho, CEO of PMT, and
Mr. Young-Sik Yun, general manager of EV Group Korea.

“Fine-pitch probe card manufacturing involves many lithographic patterning steps, which can significantly drive up cost of ownership,” stated Dr. Yong-Ho Cho, CEO of PMT. “We can achieve significant cost savings, faster process development, and improved process performance, by switching from traditional lithography to EV Group’s LITHOSCALE maskless exposure product. We look forward to future collaborations with EVG leveraging LITHOSCALE and other process solutions for advanced probe card manufacturing.”

Incorporating EVG’s MLE™ (maskless exposure) technology, LITHOSCALE addresses lithography needs for markets and applications that require a high degree of flexibility or product variation. LITHOSCALE tackles legacy bottlenecks by combining powerful digital processing that enables real-time data transfer and immediate exposure, high structuring resolution and throughput scalability. It is ideally suited for rapid prototyping, providing fast turnaround and R&D cycle times.

MEMS manufacturing in particular poses challenges for lithography due to its complex product mixes, which drive up mask overhead costs. LITHOSCALE’s mask-free approach eliminates mask-related consumables, addressing the demand for low-cost-of-ownership patterning in wafer probe card manufacturing. In addition, LITHOSCALE’s high depth of focus and high resolution (sub-2-micron L/S) enables maskless patterning of dense redistribution layer (RDL) and via connections, which supports technology scaling for fine-pitch probe cards.

According to Young-Sik Yun, general manager of EV Group Korea, “Wafer-level testing with probe cards is an essential process for improving device production yields and reducing overall test cost per die. LITHOSCALE offers a unique combination of high resolution, high flexibility to handle many different product designs, and low cost of ownership, making it an ideal solution for manufacturing fine-pitch wafer probe cards. We are pleased to support PMT in their efforts to expand their product portfolio and shorten their development cycles.”

Silicon photonics: accelerating growth in the race for high-speed optical interconnects
CCD-in-CMOS technology enables ultra-fast burst mode imaging
2025 6G A look forward
Critical Manufacturing climbs Deloitte’s Technology Fast 50
Semiconductors: The most important thing you probably know the least about
Imec and partners unveil SWIR sensor with lead-free quantum dot photodiodes
Lattice introduces small and mid-range FPGA offerings
SEMI and SMT inspection solutions at NEPCON Japan 2025
Nordic Semiconductor and Kigen demonstrate Remote SIM Provisioning for Massive IoT
Spirent collaborates with Siemens
Quobly forges strategic collaboration with STMicroelectronics
New standards in pressure measurement systems for the semiconductor industry
IBM delivers optics breakthrough
Semiconductor equipment sales to reach $139 Billion in 2026
Marvell introduces 1.6 Tbps LPO Chipset
ACM research strengthens Atomic Layer Deposition portfolio
CEA-Leti demonstrates embedded FeRAM platform compatible with 22nm FD-SOI node
Lattice introduces small and mid-range FPGA offerings
Solace unlocks full potential of event-driven integration
Advantest to showcase latest test solutions at SEMICON Japan 2024
CEA-Leti device integrates light sensing and modulation
Nordic launches Thingy:91 X prototyping platform for cellular IoT and Wi-Fi locationing
Imec achieves seamless InP Chiplet integration on 300mm RF Silicon Interposer
High-precision SMU
Powering India’s energy future
China’s Nvidia probe puts global investors ‘on notice’
POET Technologies appoints new director
Imec demonstrates core building blocks of a scalable, CMOS-fab compatible superconducting digital technology
Imec proposes double-row CFET for the A7 technology node
ULVAC launches new deposition system
Beebolt and SEMI Announce Strategic Partnership to Drive Supplier Resilience and Agility
esmo group introduces Automated Final Test Manipulator
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
x
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: