+44 (0)24 7671 8970
More publications     •     Advertise with us     •     Contact us
 
Loading...
News Article

Sarcina Technology joins Intel alliance

News

Sarcina Technology, a leading Application Specific Advanced Packaging service (ASAP), has joined Intel Foundry Services (IFS) Accelerator Design Services Alliance.

Sarcina Technology has joined Intel Foundry Services and brings its advanced packaging expertise to Intel Foundry Services Accelerator Design Services Alliance. Its 2.5D silicon interposer package, targeting an artificial intelligence application, is an example of Sarcina’s package design services.

Sarcina has built the ASAP category by providing dependable, creative, and assured advanced technology package design, test, assembly, and production management services. It provides semiconductor companies around the globe with package design, power/signal integrity simulation, wafer probing and final test hardware design, test program development, and production services. It brings to the table its extensive expertise in package design and simulations on various packages, including 2.5D advanced packaging technology for varied applications.

"We are pleased to welcome Sarcina to the IFS Accelerator Design Services Alliance," said Suk Lee, Vice President of the Ecosystem Technology Office at IFS. "As our Design Services Alliance Partner, their expertise in supporting packaging solutions for complex SoC and ASIC projects will help address the challenges of adopting new leading-edge process technologies and minimize unexpected design and manufacturing costs that stand in the way of a successful silicon design execution."

Accelerator Design Services members meet stringent criteria to assure high quality and reliability on IFS process technology. Design Services scope is versatile, with specialties ranging from analog and digital physical designs to post silicon tests and bring-up services to low-level system software. Customers interface with IFS manufacturing and appropriate packaging design houses and OSATs to enable end-to-end co-development (RTL to tested products), and power up next generation silicon solutions.

"We are delighted to expand the packaging capabilities of the IFS Accelerator Design Services," said Larry Zu, CEO, Sarcina Technology. "Emerging companies in the hyper performance semiconductor market demand state of the art packaging/test capability that are tuned to very specific-product driven specs. Our track record of 100 percent first-time right package success should give IFS customers a huge time-to-market advantage across advanced and standard packaging challenges," he explained.

Reality AI Explorer Tier offers free AI/ML development access
AEM introduces new generation of Automated Burn-In Systems
NPUs are emerging as the main rival to Nvidia’s AI dominance, says DAI Magister
Camtek receives a $20M order from a Tier-1 OSAT
Free samples of every STMicroelectronics NPI IC available from Anglia
NY CREATES and SEMI sign MoU
Major government investment to 'propel' Canada
QuickLogic announces $5.26 million contract award
ASNA and Athinia collaborate
Global sales forecast to reach record $109 billion in 2024
AMD to acquire Silo AI
Nanotronics unveils 'groundbreaking' Gen V AI Model
Aitomatic unveils SemiKong
Biden-Harris Administration reveals first CHIPS for America R&D facilities and selection processes
Collaboration to produce cutting-edge AI accelerator chips
Oxford Ionics breaks global quantum performance records
Adeia wins ECTC Award for paper on “Fine Pitch Die-to-Wafer Hybrid Bonding”
AEM introduces new generation of Automated Burn-In Systems
Sydney council forges vital semiconductor agreement
EV Group's EVG880 LayerRelease wins 2024 Best of West
Biden-Harris Administration to invest up to $1.6 billion
Cyient sets up subsidiary for semiconductor business
EMD Electronics network leaders honoured
Accenture acquires Cientra
Introducing Park FX200
Deep learning chipset market to surge to $72.8 billion by 2033
PI Innovation Award 2024: Nanobodies for Diagnostic and Therapeutic Applications
Graphcore joins Softbank Group
Kaman Measuring highlights high precision displacement sensors
Si2 reveals recipients of Annual Power of Partnerships Award
Advantest achieves ASPICE Level 2 Certification for V93000 SmarTest 8 Software
Semiconductors to become a trillion-dollar industry by 2030
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
×
  • 1st January 1970
  • 1st January 1970
  • 1st January 1970
  • 1st January 1970
  • 1st January 1970
  • 1st January 1970
  • 1st January 1970
  • 1st January 1970
  • View all news 22645 more articles
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: