Loading...
News Article

Sarcina Technology joins Intel alliance

News

Sarcina Technology, a leading Application Specific Advanced Packaging service (ASAP), has joined Intel Foundry Services (IFS) Accelerator Design Services Alliance.

Sarcina Technology has joined Intel Foundry Services and brings its advanced packaging expertise to Intel Foundry Services Accelerator Design Services Alliance. Its 2.5D silicon interposer package, targeting an artificial intelligence application, is an example of Sarcina’s package design services.

Sarcina has built the ASAP category by providing dependable, creative, and assured advanced technology package design, test, assembly, and production management services. It provides semiconductor companies around the globe with package design, power/signal integrity simulation, wafer probing and final test hardware design, test program development, and production services. It brings to the table its extensive expertise in package design and simulations on various packages, including 2.5D advanced packaging technology for varied applications.

"We are pleased to welcome Sarcina to the IFS Accelerator Design Services Alliance," said Suk Lee, Vice President of the Ecosystem Technology Office at IFS. "As our Design Services Alliance Partner, their expertise in supporting packaging solutions for complex SoC and ASIC projects will help address the challenges of adopting new leading-edge process technologies and minimize unexpected design and manufacturing costs that stand in the way of a successful silicon design execution."

Accelerator Design Services members meet stringent criteria to assure high quality and reliability on IFS process technology. Design Services scope is versatile, with specialties ranging from analog and digital physical designs to post silicon tests and bring-up services to low-level system software. Customers interface with IFS manufacturing and appropriate packaging design houses and OSATs to enable end-to-end co-development (RTL to tested products), and power up next generation silicon solutions.

"We are delighted to expand the packaging capabilities of the IFS Accelerator Design Services," said Larry Zu, CEO, Sarcina Technology. "Emerging companies in the hyper performance semiconductor market demand state of the art packaging/test capability that are tuned to very specific-product driven specs. Our track record of 100 percent first-time right package success should give IFS customers a huge time-to-market advantage across advanced and standard packaging challenges," he explained.

Silicon photonics: accelerating growth in the race for high-speed optical interconnects
CCD-in-CMOS technology enables ultra-fast burst mode imaging
2025 6G A look forward
Critical Manufacturing climbs Deloitte’s Technology Fast 50
Semiconductors: The most important thing you probably know the least about
Imec and partners unveil SWIR sensor with lead-free quantum dot photodiodes
Lattice introduces small and mid-range FPGA offerings
SEMI and SMT inspection solutions at NEPCON Japan 2025
Nordic Semiconductor and Kigen demonstrate Remote SIM Provisioning for Massive IoT
Spirent collaborates with Siemens
Quobly forges strategic collaboration with STMicroelectronics
New standards in pressure measurement systems for the semiconductor industry
IBM delivers optics breakthrough
Semiconductor equipment sales to reach $139 Billion in 2026
Marvell introduces 1.6 Tbps LPO Chipset
ACM research strengthens Atomic Layer Deposition portfolio
CEA-Leti demonstrates embedded FeRAM platform compatible with 22nm FD-SOI node
Lattice introduces small and mid-range FPGA offerings
Solace unlocks full potential of event-driven integration
Advantest to showcase latest test solutions at SEMICON Japan 2024
CEA-Leti device integrates light sensing and modulation
Nordic launches Thingy:91 X prototyping platform for cellular IoT and Wi-Fi locationing
Imec achieves seamless InP Chiplet integration on 300mm RF Silicon Interposer
High-precision SMU
Powering India’s energy future
China’s Nvidia probe puts global investors ‘on notice’
POET Technologies appoints new director
Imec demonstrates core building blocks of a scalable, CMOS-fab compatible superconducting digital technology
Imec proposes double-row CFET for the A7 technology node
ULVAC launches new deposition system
Beebolt and SEMI Announce Strategic Partnership to Drive Supplier Resilience and Agility
esmo group introduces Automated Final Test Manipulator
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
x
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: