Loading...
News Article

zeroRISC, Nuvoton and Winbond join forces

News

zeroRISC and Nuvoton Technology, an affiliate of Winbond Electronics, have announced the availability of what they say is the first open-source, commercial chip built on the OpenTitan secure silicon design.

The new chip brings truly trustworthy secure silicon capable of serving as a root of trust (RoT) to the marketplace and is being made commercially available via early access through a partnership with Nuvoton and Winbond.

“By partnering with Nuvoton, Winbond and other coalition partners to produce the first commercial-grade open-source chip in the world, we’re delivering on the promise of the OpenTitan project and democratizing access to open, trustworthy foundational security.”

This release is in conjunction with the recent historic announcement by lowRISC and the OpenTitan coalition as the first open-source silicon design to reach commercial availability. Since its inception in 2018, zeroRISC, Nuvoton and Winbond have worked closely within the OpenTitan project to develop and ensure the success of the project's first-of-its-kind silicon-proven design.

“Until now, nearly all connected devices have been built without true foundational security and so are open to stealthy cyberattacks both in the silicon supply chain and after deployment in the field,” said Dominic Rizzo, founder and CEO of zeroRISC. “By partnering with Nuvoton, Winbond and other coalition partners to produce the first commercial-grade open-source chip in the world, we’re delivering on the promise of the OpenTitan project and democratizing access to open, trustworthy foundational security.”

While conventional security starts at the operating system (OS) layer, the most sophisticated, pernicious and stealthy cyberattacks target the firmware layer below it and the hardware on which it runs. As such, truly trustworthy security must start below the OS with secure silicon like OpenTitan® and secure-by-design firmware. Since its founding in April 2023, zeroRISC has focused on open-source development of production-quality OpenTitan-based discrete secure chips as well as secure silicon subsystems that are easily integrated into third-party systems on a chip (SoCs) and chiplets.

In partnership with Nuvoton, zeroRISC makes the discrete OpenTitan® chip commercially available to key markets such as Internet of Things (IoT) and critical infrastructure via an early access program. The chip is based on the “Earl Grey” OpenTitan discrete chip design that achieved tapeout in mid-2023 and will play a crucial role in ensuring the integrity of devices ranging from motherboards and network cards to laptops, phones, and IoT platforms. It serves as the foundation for security services and brings the ready-made benefits of a hardware RoT to these devices.

“Open, trustworthy foundational security has become a ‘must-have,’ not a ‘nice-to-have,’” said Erez Naory, VP of Client and Security Products at Nuvoton. “As a leader in providing best-in-class security IC solutions, our focus in working with zeroRISC and the OpenTitan coalition has been to bring value to our customers through an open-source hardware approach. We’re proud to jointly deliver this to the market today through the first commercial-grade open-source chip.”

Beyond the commercial availability of the discrete chip, Winbond and zeroRISC are actively engaged with the OpenTitan coalition on the joint development of the first OpenTitan-based integrated secure execution environment (SEE). Scheduled for production release later this year, the integrated SEE underscores the coalition’s shared commitment to advancing transparency and trustworthiness in silicon. Additionally, Winbond and zeroRISC are working closely to introduce the integrated OpenTitan SEE equipped with comprehensive support for secure external flash.

"As the worldwide leading supplier in the code storage Flash memory, ensuring the security of the supply chain and transparency and trustworthiness of our Secure Flash products is paramount to us,” said Tung-Yi Chan, Vice Chairman and Deputy CEO at Winbond. “Our early involvement in the OpenTitan project underscores our commitment to advancing open silicon initiatives, recognizing their potential to revolutionize the secure hardware industry. We take great pride in being a core member of this groundbreaking project that produced the first commercially available open-source chip, paving the way for future integrated secure solutions.”

zeroRISC has found a way to democratize silicon security with the launch of this new commercial chip, according to TIRIAS Research Founder and Principal Analyst Jim McGregor. “As more sophisticated threat actors increasingly target critical infrastructure, firmware and the supply chain, zeroRISC can better protect billions of connected devices with stronger security that begins below the operating system, bolstered by hardware root of trust technology. This comes at a time when widespread global regulation – including the Biden-Harris Cybersecurity Strategy and the Cyber Resilience Act – highlight vendor responsibility and liability in the event of escalating cyber attacks and breaches,” said McGregor.

Silicon photonics: accelerating growth in the race for high-speed optical interconnects
CCD-in-CMOS technology enables ultra-fast burst mode imaging
2025 6G A look forward
Critical Manufacturing climbs Deloitte’s Technology Fast 50
Semiconductors: The most important thing you probably know the least about
Imec and partners unveil SWIR sensor with lead-free quantum dot photodiodes
Lattice introduces small and mid-range FPGA offerings
SEMI and SMT inspection solutions at NEPCON Japan 2025
Nordic Semiconductor and Kigen demonstrate Remote SIM Provisioning for Massive IoT
Spirent collaborates with Siemens
Quobly forges strategic collaboration with STMicroelectronics
New standards in pressure measurement systems for the semiconductor industry
IBM delivers optics breakthrough
Semiconductor equipment sales to reach $139 Billion in 2026
Marvell introduces 1.6 Tbps LPO Chipset
ACM research strengthens Atomic Layer Deposition portfolio
CEA-Leti demonstrates embedded FeRAM platform compatible with 22nm FD-SOI node
Lattice introduces small and mid-range FPGA offerings
Solace unlocks full potential of event-driven integration
Advantest to showcase latest test solutions at SEMICON Japan 2024
CEA-Leti device integrates light sensing and modulation
Nordic launches Thingy:91 X prototyping platform for cellular IoT and Wi-Fi locationing
Imec achieves seamless InP Chiplet integration on 300mm RF Silicon Interposer
High-precision SMU
Powering India’s energy future
China’s Nvidia probe puts global investors ‘on notice’
POET Technologies appoints new director
Imec demonstrates core building blocks of a scalable, CMOS-fab compatible superconducting digital technology
Imec proposes double-row CFET for the A7 technology node
ULVAC launches new deposition system
Beebolt and SEMI Announce Strategic Partnership to Drive Supplier Resilience and Agility
esmo group introduces Automated Final Test Manipulator
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
x
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: