Loading...
Vendor View

Brewer Science to present innovative materials and processes at SPIE Conference

News
Brewer Science will presents material advancements and innovative processes at leading semiconductor event SPIE Advanced Lithography + Patterning in San Jose, California.


With over 40 years of experience innovating semiconductor materials and processes, Brewer Science presents how to achieve enhanced performance and efficiency in semiconductor manufacturing. Three presentations will be featured at SPIE Advanced Lithography and Patterning conference.

All three presentations share a common theme of advancing materials and processes in semiconductor manufacturing and optical device fabrication. The presentations focus on improving performance and efficiency in their respective domains through the exploration of novel materials, underlayers, and fabrication techniques. Whether it’s optimizing lithography in 14-nm extreme ultraviolet lithography (EUVL), enhancing the lithographic performance of metal oxide resist (MOR) technology via underlayers, or developing high- and low-refractive-index materials for next-generation optical devices, these presentations contribute to the ongoing evolution of technologies that are crucial for the semiconductor and optical industries. They showcase a commitment to innovation, precision, and the pursuit of materials that enable more advanced and reliable manufacturing processes, ultimately impacting the performance and capabilities of electronic devices and optical systems.

Presentations address crucial advancement in semiconductor innovation

Dr. Si (Elly) Li will present Lithography performance improvement of MOR by underlayers on February 28th, at 2:40pm PST. The presentation evaluates how optimizing underlayers enhances MOR performance in lithography, including reducing dose and footing. Read the full presentation abstract on the event website.

During the poster session, Dr. Xinlin Lu will present Understanding and improving performance of 14-nm HP EUV lithography via rational design of materials, which examines a new spin-on glass underlayer with improved properties enhances EUV lithography performance compared to conventional underlayers. Read the full presentation abstract on the event website.

Dr. Reuben Chacko will present High- and low-refractive-index materials with high transmission for next-generation optical devices during the poster session on February 28th at 5:30pm PST which evaluates how growing AR/VR demand fuels optical components for near eye display; emphasis on high-performance, flexible polymeric materials with advanced features like spin-coat-friendly films and low-temperature-processed ultralow-refractive-index materials. Read the full presentation abstract on the event website.

Additionally, Dr. Douglas Guerrero, Senior Technologist at Brewer Science and chair of the Advances in Patterning Materials and Processes conference, co-authored three papers that are scheduled to be presented at the conference.

Functional underlayers, surface priming and multilayer stacks to improve dose and adhesion of EUV photoresists

Light curable underlayers for non-baking process in EUV lithography

Machine, process and material efforts towards sustainable lithography

Silicon photonics: accelerating growth in the race for high-speed optical interconnects
CCD-in-CMOS technology enables ultra-fast burst mode imaging
2025 6G A look forward
Critical Manufacturing climbs Deloitte’s Technology Fast 50
Semiconductors: The most important thing you probably know the least about
Imec and partners unveil SWIR sensor with lead-free quantum dot photodiodes
Lattice introduces small and mid-range FPGA offerings
SEMI and SMT inspection solutions at NEPCON Japan 2025
Nordic Semiconductor and Kigen demonstrate Remote SIM Provisioning for Massive IoT
Spirent collaborates with Siemens
Quobly forges strategic collaboration with STMicroelectronics
New standards in pressure measurement systems for the semiconductor industry
IBM delivers optics breakthrough
Semiconductor equipment sales to reach $139 Billion in 2026
Marvell introduces 1.6 Tbps LPO Chipset
ACM research strengthens Atomic Layer Deposition portfolio
CEA-Leti demonstrates embedded FeRAM platform compatible with 22nm FD-SOI node
Lattice introduces small and mid-range FPGA offerings
Solace unlocks full potential of event-driven integration
Advantest to showcase latest test solutions at SEMICON Japan 2024
CEA-Leti device integrates light sensing and modulation
Nordic launches Thingy:91 X prototyping platform for cellular IoT and Wi-Fi locationing
Imec achieves seamless InP Chiplet integration on 300mm RF Silicon Interposer
High-precision SMU
Powering India’s energy future
China’s Nvidia probe puts global investors ‘on notice’
POET Technologies appoints new director
Imec demonstrates core building blocks of a scalable, CMOS-fab compatible superconducting digital technology
Imec proposes double-row CFET for the A7 technology node
ULVAC launches new deposition system
Beebolt and SEMI Announce Strategic Partnership to Drive Supplier Resilience and Agility
esmo group introduces Automated Final Test Manipulator
×
Search the news archive

To close this popup you can press escape or click the close icon.
Logo
x
Logo
×
Register - Step 1

You may choose to subscribe to the Silicon Semiconductor Magazine, the Silicon Semiconductor Newsletter, or both. You may also request additional information if required, before submitting your application.


Please subscribe me to:

 

You chose the industry type of "Other"

Please enter the industry that you work in:
Please enter the industry that you work in: